

8-bit 65C02 MCU with 4x15 LCD Driver, 16 I/O, & Buzzer Output

Version 1.2

Apr. 15, 2022

NYQUEST TECHNOLOGY CO. reserves the right to change this document without prior notice. Information provided by NYQUEST is believed to be accurate and reliable. However, NYQUEST makes no warranty for any errors which may appear in this document. Contact NYQUEST to obtain the latest version of device specifications before placing your orders. No responsibility is assumed by NYQUEST for any infringement of patent or other rights of third parties which may result from its use. In addition, NYQUEST products are not authorized for use as critical components in life support devices/systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user, without the express written approval of NYQUEST.



Revision History

Version	Date	Description	Modified Page
0.3	2020/06/01	Preliminary Edition	-
1.0	2020/08/31	 Feature list updated. Section 5.1 8MHz -> 4MHz. Section 6.1 Timer2/Timer1/Timer0 -> Timer1/Timer0. Section 8.2 LCD RAM table updated. Section 12.2 F_{CPU} = 32KHz -> 500KHz. Section 13.1 Diode in keyscan diagram removed. Section 14 PAD diagram updated. 	5,7 10 16 26 41 43 45
1.1	2020/11/30	 Add Note "It needs to be cautious to use OPMD to divide the clock frequency. Please refer to AP-Note 34 for details." at Section 5.2. Modify the Die Pad Diagram. 	12 45
1.2	2022/04/07	Add "13.3 LCD R-Bias (VDD for VLCD)"	44

Table of Contents

1.	概述		5
2.	功能		5
1.	GEN	NERAL DESCRIPTION	7
2.	FEA	TURES	7
3.	BLO	OCK DIAGRAM	8
4.	PAD	DESCRIPTION	9
5.	Оре	eration Modes	10
	5.1	Clock Source	10
	5.2	Normal Mode	12
	5.3	Slow Mode	13
	5.4	Standby Mode	13
	5.5	Halt mode	14
6.	Syst	tem Control	15
	6.1	Reset System	15
		6.1.1 Power-On Reset (POR)	15
		6.1.2 Low Voltage Reset (LVR)	
		6.1.3 External Reset Pin (by option)	
		6.1.4 Watch-Dog Timer Reset (WDTR) (by option)6.1.5 Low Voltage Detector (LVD)	
	6.2	Interrupts	
7.	Add	ress Mapping	20
	7.1	Control Register Description	20
	7.2	RAM	
	7.3	ROM	24
8.	LCD) Control	25

Nyquest

	8.1	LCD Power Supply	. 25
		8.1.1 Power Pumping Mode	. 25
	8.2	LCD RAM Alignment	. 26
	8.3	LCD Display System	. 26
	8.4	LCD WAVEFORMS	. 28
9. E	Suzze	ər	.30
	9.1	Buzzer Control	. 30
	9.2	TMxD(x=0,1,2)	. 30
	9.3	TMxC(x=0,1,2)	. 31
	9.4	TMxEN(x=0,1,2)	. 32
10.	I/O	Control	.33
	10.1	I/O Ports	. 33
11.	Oth	er Applications (by option)	.35
	11.1	Resistor to Frequency Converter (RFC)	. 35
		11.1.1 RC Oscillation Network	. 36
		11.1.2 Timer0 Counting within Timer2 Overflow Cycle (STOP Mode1)	
		11.1.3 Timer0 Counting within a Full CX Cycle (STOP Mode 2)	
		11.1.4 Timer0 Counting within a Full Timer2 Clock Cycle (STOP Mode 3)	39
12.	Elec	trical Characteristics	.40
	12.1	Absolute Maximum Rating	. 40
	40.0		
	12.2	DC Characteristics	. 40
13.		DC Characteristics	
13.	Арр		.42
13.	App 13.1	lication Circuits	. 42 . 42
13.	App 13.1 13.2	lication Circuits	. 42 . 42 . 43

Nyquest

1. 概述

NY8LP05A 爲高性能 8 位元 65C02 微控制器附加 LCD 驅動和 Buzzer 播放功能,三組 8位元 timer / counter, 16 根I/O。ROM 部份為崁入式 EPROM 架構的 OTP IC (One Time Programmable)。

MCU 為 CISC 架構易於編程和控制以及規劃到多種的應用。此外並提供多種工作模式 Slow mode, Standby mode 及 Halt mode (Sleep Mode) 來有效減少功耗。

2. 功能

• 寬廣的工作電壓範圍: 1.5V應用, 1.1V~3.6V @ System clock ≤ 500KHz;

3.0V應用, 1.8V~3.6V @ System clock ≤ 4MHz。

- 4K-Byte OTP ROM •
- 64-Byte RAM •
- LCD 點數 (COM x SEG):4 x 15。
- 16 GPIO,其中 6 根和 LCD SEG 共用。
- 雙時脈振盪:系統時鐘可自由選擇高速或低速。
 - ▶ 高速振盪: IOSC4M / IOSC2M / IOSC500K。
 - ▶ 低速振盪: IOSC32K / XTAL32K。
- 內建高精準振盪線路(+/-1.5%)。
- 四種工作模式可有效省電減少功耗:
 - ➢ Normal mode、Slow mode、Standby mode 及 Halt mode。
- Normal mode 下 CPU clock 速度可程式化:
 - > 可設定為高速振盪的 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128。
- 3 組 8 位元 Timer,可應用於1通道或2通道Buzzer或 RFC 等等應用。
- 支援大多數 LCD 顯示:
 - ➤ 1/2, 1/3 bias ∘
 - ▶ 1/2, 1/3, 1/4 duty ∘
- 內建 Charge pump 升壓或 R-Bias 電阻分壓方式的電壓偏壓電路供應 LCD 顯示。
- 單顆電池應用的內部 RC 振盪器模式,LCD 幀速率最小值為 42Hz。
- RFC 功能,可用於温度、濕度偵測應用。
- 完整的系統保護,Watch-dog reset 看門狗重置功能及external reset pin 外部重置腳。
- 內建1.05V/1.15V/1.25V/1.3V(1.5V應用)或1.75V/1.85V/1.95V/2.00V(3V應用)的低電壓偵測。

()) Nyquest

- 多樣化的 I/Os 設定: floating 輸入、pull-low 輸入、CMOS 輸出、open-drain 輸出。
- 1或2通道Buzzer。
- 6種中斷模式。
- LCD 點數組合:

COMMON	SEGMENT	DOTS
4	15	60
3	16	48
2	16	32

1. GENERAL DESCRIPTION

NY8LP05A is a high-performance 8-bit 65C02 micro-controller with LCD driver and buzzer output, three sets of 8-bit timer/counter, 16 general I/Os. It's embedded EPROM architecture OTP (One Time Programmable). For LCD driver, it applies for the most common-used LCD panels.

The CISC MCU architecture is very easy to program and control, various applications can be easily implemented. Furthermore, in addition to the Slow mode, it offers the Standby mode and Halt mode (Sleep mode) to minimize power dissipation.

2. FEATURES

• Wide operating voltage range: For 1.5V application, 1.1V ~ 3.6V @ System clock ≤ 500KHz;

For 3.0V application, $1.8V \sim 3.6V$ @ System clock ≤ 4 MHz.

- 4KB OTP ROM.
- 64B RAM.
- LCD Dots (COM x SEG): 4 x 15.
- 16 GPIO, 6 shared from LCD SEG.
- Dual-clock oscillation: System clock can switch between high oscillation and low oscillation.
 - ➤ High OSC: IOSC4M / IOSC2M / IOSC500K
 - ► Low OSC: IOSC32K / XTAL32K.
- Precisely embedded oscillator with build-in resistor (+/- 1.5%).
- Four kinds of operation mode to reduce system power consumption:
 - > Normal mode, Slow mode, Standby mode and Halt mode.
- At Normal mode, CPU clock is software programmable.
 - ▶ 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128 of high oscillator (F_{FAOS}) frequency.
- Three 8-bit timers for 1-channel or 2-channel buzzer or other applications such as RFC.
- Support most of LCD panel types:
 - ➤ 1/2, 1/3 bias.
 - ➤ 1/2, 1/3, 1/4 duty.
- Charge pump or R-bias for the LCD display power.
- For internal RC oscillator mode with single battery applications, the LCD frame rate minimum value is 42Hz
- RFC-functioned block for the detection of humidity, temperature or other applications.
- Low voltage reset, watch-dog reset (by option) and external reset pin (by option) are all supported to protect the system.



- 1.05V/1.15V/1.25V/1.3V(for 1.5V application) or 1.75V/1.85V/1.95V/2.00V(for 3V application) LVD flag for low battery detection.
- Flexible I/Os maximum with optional function: floating input, pull-low input, CMOS output, open-drain output.
- 1-channel or 2-channel buzzer
- 6 interrupt modes supported.
- Possible LCD COM and SEG combination:

COMMON	SEGMENT	DOTS
4	15	60
3	16	48
2	16	32

3. BLOCK DIAGRAM




Fig.3-1: The block diagram

4. PAD DESCRIPTION

Pad Name	ATTR	Description
VDD	Р	Positive supply power.
VSS	Р	Negative supply power.
PA0/Xin	I/O	Bit 0 for Port A, or input of XTAL32K.
PA1/Xout	I/O	Bit 1 for Port A, or output of XTAL32K.
PA2/INT/Vpp	I/O	Bit 2 for Port A, or external interrupt input, or Vpp for programming.
PA3/RST/Mode	I/O	Bit 3 for Port A, or external reset input, or select programming mode.
PA4/CX	I/O	Bit 4 for Port A, or input of RFC function.
PA5/RR	I/O	Bit 5 for Port A, or output of RFC function.
PA6/RT0	I/O	Bit 6 for Port A, or output of RFC function.
PA7/RT1	I/O	Bit 7 for Port A, or output of RFC function.
PB0/BZ	I/O	Bit 0 for Port B, or buzzer output.
PB1	I/O	Bit 1 for Port B.
SEG0/PB2/SDA	I/O	LCD segment 0, Bit 2 for Port B, or serial data input at programming mode.
SEG1/PB3/SCL	I/O	LCD segment 1, Bit 3 for Port B, or serial clock input at programming mode.
SEG2/PB4	I/O	LCD segment 2, Bit 4 for Port B.
SEG3/PB5	I/O	LCD segment 3, Bit 5 for Port B.
SEG4/PB6	I/O	LCD segment 4, Bit 6 for Port B.
SEG5/PB7	I/O	LCD segment 5, Bit 7 for Port B.
SEG6~14	0	LCD segment 6~14.
COM0~3/SEG15	0	LCD common 0~3 (COM3 can be used as SEG15).
V1~2, VLCD	Р	LCD supply power.
CUP1~2	I/O	Auxiliary capacitor pins for voltage pumping.

Total: 36 Pins

Legend: I = Input, O = Output, P = Power, A = Analog

5. Operation Modes

5.1 Clock Source

Because NY8LP05A is a dual-clock IC, there are fast oscillator (F_{FAOS}) and slow oscillator (F_{SLOW}) that can be selected as system oscillation (F_{CPU}). The fast oscillator which could be used as F_{FAOS} is internal high RC oscillator: IOSC4M, IOSC2M and IOSC500K. The slow oscillators which could be used as F_{SLOW} are internal low RC oscillator (IOSC32K) or external low crystal oscillator (XTAL32K). Users can choose the clock sources by programming its option based on the application.

To utilize the precise timing application, two pins (Xin & Xout) are needed to connect with external crystal module and set the corresponding option for 32KHz crystal. To match the high-speed application, it provides up to 4MHz for F_{CPU} and no additional pins are needed.




Figure 5-1 Oscillation Configuration

The fast frequency (F_{FAST}) is divided from F_{FAOS} through control register OPMD[6:4]: 1/1~1/128. The F_{SLOW} is the slow frequency and the source of Real-Time-Clock (RTC). The RTC is the clock source of 14-bit divider, ranges from 16KHz to 2Hz, and it generates multiple clocks to apply to the LCD module, LCD power charge pump block, watch dog timer, and etc. Therefore user is suggested to enable the RTC (OPMD[3]) when CPU is busy. Besides, the RTC counter can be cleared by writing 0 to OPMD[2], and which is always read as high.



Mode	Normal mode	Slow mode	Standby mode	Halt mode
Fcpu	ON (Ffast)	ON (FsLow)	OFF	OFF
Ffaos	ON	OFF	OFF	OFF
Ffast	FFAOS /2 ^N	OFF	OFF	OFF
Fslow	ON/OFF	ON	ON	OFF
RTC	ON/OFF	ON	ON	OFF
LCD	ON/OFF	ON/OFF	ON/OFF	OFF
Wake-up Source			- Key change - Timer2/Timer1/ Timer0 Interrupt (based on F _{SLOW}) - FT/ST Interrupt - External Interrupt	- Key change - External Interrupt

NY8LP05A provide four kinds of operating mode to tailor all kinds of application and save power consumptions. These operating modes are Normal mode, Slow mode, Standby mode and Halt mode. Normal mode is designated for high-speed operating mode. Slow mode is designated for low-speed mode in order to save power consumption. At Standby mode, NY8LP05A will stop almost all operations except Timer2 /Timer1 /Timer0 /FT /ST (based on F_{SLOW}) in order to wake up periodically. At Halt mode, NY8LP05A will sleep until key change or external interrupt occurs. User can set the control register OPMD to swap Normal/Slow mode and the control register SLP to enter Standby/Halt mode. The block diagram of four operating modes is described in Figure 2-2.




Figure 5-2: Four Operating Modes

5.2 Normal Mode

After any reset event is occurred and reset process is complete, NY8LP05A will enter Normal mode. At Normal mode, F_{FAOS} is selected as system oscillation in order to provide highest performance and its power consumption will be the largest among four operating modes.

- Instruction execution is based on F_{FAST} and all peripheral modules may be active according to corresponding module enable bit.
- FFAST is divided from the FFAOS (1/1 ~ 1/128).
- F_{SLOW} is enabled, or disabled according to application.
- IC can switch to Slow mode by writing 0 to the bit7 of control register OPMD (\$17[7]).
- IC can switch to Standby mode or Halt mode by programming control register SLP (\$15) with 0x5A.




Figure 5-3: The procedure of dividing CPU clock

Users have to set the control register OPMD to the relative setting as the following table.

Addr.	Name	R/W	Bit	Data	Description	Default
		W	[2]	0	Write 0 to clear RTC counter (read as high)	х
			[3]	1/0	RTC Enable/Disable	Enable
				000	F _{FAST} = F _{FAOS} /1	
			[6:4]	001	Ffast = Ffaos/2	
	OPMD R/V			010	Ffast = Ffaos/4	FFAOS /1
\$17				011	Ffast = Ffaos/8	
		Γ./ V V		100	Ffast = Ffaos/16	FFAOS / I
		101 F _F	F _{FAST} = F _{FAOS} /32			
				110	Ffast = Ffaos/64	
				111	FFAST = FFAOS/128	
			[7]	1/0	FCPU = FFAST/FSLOW (32KHz)	Ffast

Note1: It needs to be cautious to use OPMD to divide the clock frequency. Please refer to AP-Note 34 for details.

Note:2 F_{FAST} should NOT be slower than 16KHz

Ex: If fast clock source is IOSC500K, FFAOS/32, FFAOS/64 and FFAOS/128 should not be selected.

5.3 Slow Mode

NY8LP05A will enter Slow mode by writing 0 to the bit7 of control register OPMD (\$17[7]). At Slow mode, F_{SLOW} is selected as system oscillation in order to save power consumption but still keep IC running. However, the F_{FAOS} should be turned off permanently if the mode won't be swapped to Normal mode. When switching to Normal mode, the fast clock source must wait about 512 cycles (~128us@4MHz) for being stable. It is strongly recommended that IC should switch to Slow mode after F_{SLOW} being stable (~120us@IOSC32K or ~30ms@XTAL32K). Once setting control register SLP (\$15) with 0x5A, it will turn to Standby mode or Halt mode, and the FCPU will be stopped until the wake-up signal occurs.

- Instruction execution is based on FSLOW and all peripheral modules may be active according to corresponding module enable bit.
- FFAOS can be turned off by writing 0 to OPMD[7].
- IC can switch to Standby mode or Halt mode by programming control register SLP (\$15) with 0x5A.
- IC can switch to Normal mode by writing 1 to OPMD[7].




Figure 5-4: The procedure of switching operation modes

5.4 Standby Mode

By setting control register SLP (\$15) with 0x5A, the operation mode will turn to Standby mode if RTC is enabled (OPMD[3] = 1), while the previous mode is either Normal mode or Slow mode. At Standby mode, the F_{FAOS} is shut down and the F_{SLOW} is kept to supply the clock for LCD display, etc.

NY8LP05A supports two wake-up methods to leave out of Standby mode, the difference between I/O pads and its data registers (key change), the occurrence of each interrupt, So before entering Standby mode, users have to keep in mind to store the current input port statuses into port registers,- If the system is waked up, the succeeding instructions after writing SLP register will be executed after the clock source stable time. The stable time of fast clock source should wait about 512 cycles (~128us@4MHz), and the stable time of IOSC32K is about 4 cycles (~120us@32KHz), the stable time of XTAL32K is about 1024 cycles (~30ms@32KHz).

If the IC is waked up from Standby mode by a reset pin, it goes into reset procedure.

- Instruction execution is stop and some peripheral modules may be active according to corresponding module enable bit.
- FFAOS can be shut down by writing 0x5A to register SLP (\$15).
- The FSLOW is still active and running.
- IC can being waked up from Standby mode if any of (a) key change wake-up (refer to 7.1 I/O Ports), (b)
 Timer2/Timer1/Timer0 (based on FSLOW) interrupt, (c) FT/ST interrupt, (d) external interrupt.
- After being waked up from Standby mode, IC will return to Normal mode if OPMD[7] = 1, or Slow mode if OPMD[7] = 0.

The relative control registers are shown as the following tables

Addr.	Name	R/W	Bit	Data	Description	Default
\$15	SLP	W	[7:0]		Write 0x5A to sleep	хх

5.5 Halt mode

By setting control register SLP (\$15) with 0x5A, the operation mode will turn to Halt mode if RTC is disabled (OPMD[3] = 0), while the previous mode is either Normal mode or Slow mode. Halt mode is also known as Sleep mode. As implied by the name, the IC falls asleep and the system clock is completely turned off, so all the IC functions are halted and it minimizes the power consumption.

At Halt mode, both of the F_{FAOS} and the F_{SLOW} are shut down and waked up by key change or external interrupt. So before entering Halt mode, users have to keep in mind to store the current input port statuses into port registers. For avoiding awaking Halt mode wrongly,-, and the data register (PX) must be cleared to low. If the system is waked up, the succeeding instructions after writing SLP register will be executed after the clock source stable time.

If the IC is waked up from the standby mode by a reset pin, it goes into the reset procedure.

- Instruction execution is stop and all peripheral modules are disabled.
- FFAOS and FSLOW are both disabled automatically.
- IC can being waked up from Halt mode if any of (a) Key change wake-up (refer to 7.1 I/O Ports) or (b) external interrupt is happened.
- After being waked up from Halt mode, IC will return to Normal mode if OPMD[7] = 1, or Slow mode if OPMD[7] = 0.

The relative control registers are shown as the following tables:

Addr.	Name	R/W	Bit	Data	Description	Default
\$15	SLP	W	[7:0]		Write 0x5A to sleep	хх

6. System Control

6.1 Reset System

For the NY8LP05A IC, the reset procedure needs at least 125ms to deal with initialization process. In addition, 4 conditions will cause the reset procedure to be triggered, described in next sections. The reset initialization procedure is shown in Figure 3-1.




Figure 6-1: The reset initialization procedure

6.1.1 Power-On Reset (POR)

After power-on, the power-on reset initialization will automatically be set out. After the system leaves the reset initialization procedure, it enters the normal operation and the program counter (PC) starts at the reset vector.

6.1.2 Low Voltage Reset (LVR)

When the system enters the normal operation, the power supply voltage must be kept in an effective working voltage range. When the power supply voltage is lower than the effective operating voltage range, the system can't work properly. When the detector detects a harmful low voltage supply, it will cause a low voltage reset.

6.1.3 External Reset Pin (by option)

The external reset pin is always pulled-low with strong or weak resistor controlled by option. Generally, when the reset pin rises to high, it generates an external reset.

6.1.4 Watch-Dog Timer Reset (WDTR) (by option)

To recover from program malfunction, the NY8LP05A IC supports an embedded watch-dog timer reset by option. The WDTR function is based on Real-Time-Clock, and always works with the program executing. Users have to clear the WDT (\$16) periodically to prevent from timing up with a reset generation. Typically, the minimum time-up period of the WDT is about 1.5s.

Users can write 0xA5 to the control register WDGC to clear WDT, The relative control registers are shown as the following tables.

Addr.	Name	R/W	Bit	Data	Description	Default
\$16	WDGC	W	[7:0]		Write 0xA5 to clear watchdog timer	xx

6.1.5 Low Voltage Detector (LVD)

To monitor the voltage supply, the NY8LP05A also provides low voltage detector (LVD) function. The LVD is fixed as 1.1V for 1.5V application and 1.85V for 3.0V application. If LVD is enabled, user can read back LVD status, which will go high when the power supply is lower than LVD level. The setting of LVD is shown as below.

Addr.	Name	R/W	Bit	Data	Description	Default
				00	LVD level = 1.05V or 1.75V*	
		R/W		01	LVD level = 1.15V or 1.85V*	00
¢10				10	LVD level = 1.25V or 1.95V*	00
\$1C				11	LVD level = 1.3V or 2.0V*	
		R/W		1/0	LVD Enable/Disable	Disable
		R	[7]	1/0	LVD status: VDD <lvd level="" vdd="">LVD level</lvd>	x

*Depends on 1.5V or 3V application option

6.2 Interrupts

The interrupt event can be a fixed interval of the Timer2/Timer1/Timer0, the fast real timer (FT), the slow real timer (ST), a random period triggered by the external interrupt pin (INT), The Timer1/Timer0 can also be selected as one of the sample rate for audio playing,. There are two real timers (FT & ST) in the NY8LP05A IC, which function as long as it isn't in the halt mode. NY8LP05A provide 8 fixed intervals from the real timer for FT, ranged from 16Hz to 16KHz, and it provide 8 fixed intervals from the real timer for ST, ranged from 256Hz to 2Hz. The interrupt events have to be cleared by users after entering the interrupt routine.

While any of hardware interrupts is occurred, the corresponding bit of interrupt flag register INTF will be set to 1. This bit will not be clear until users write 0 to this bit. Therefore user can obtain information of which event causes hardware interrupt by polling register INTF even if interrupt enable flag register IEF is Disable. The detailed settings of interrupt mode and flag are shown as the following tables.

Addr.	Name	R/W	Bit	Data	Description	Default			
			[0]	1/0	Timer2 Interrupt Enable/Disable	Disable			
			[1]	1/0	Timer1 Interrupt Enable/Disable	Disable			
\$0C	IEF	R/W	[2]	1/0	Timer0 Interrupt Enable/Disable (or Timer0 stop@Timer0 stop enable)	Disable			
			[3]	1/0	FT Interrupt Enable/Disable	Disable			
		[4]	1/0	ST Interrupt Enable/Disable	Disable				
			[5]	1/0	EXT Interrupt Enable/Disable	Disable			
		R	[0]	1/0	Read Timer2 Interrupt Flag	0			
			R	R	R	[1]	1/0	Read Timer1 Interrupt Flag	0
\$0D	INTF					R	[2]	1/0	Read Timer0 Interrupt Flag (or Timer0 stop@Timer0 stop enable)
			[3]	1/0	Read FT Interrupt Flag	0			
			[4]	1/0	Read ST Interrupt Flag	0			
			[5]	1/0	Read EXT Interrupt Flag	0			



Addr.	Name	R/W	Bit	Data	Description	Default							
			[0]	0	Clear Timer2 Interrupt Flag	0							
			[1]	0	Clear Timer1 Interrupt Flag	0							
		w	W	W	[2]	0	Clear Timer0 Interrupt Flag (or Timer0 stop@Timer0 stop enable)	0					
			[3]	0	Clear FT Interrupt Flag	0							
			[4]	0	Clear ST Interrupt Flag	0							
			[5]	0	Clear EXT Interrupt Flag	0							
			[0]	1/0	Timer2 Interrupt Flag be NMI/IRQ	IRQ							
			[1]	1/0	Timer1 Interrupt Flag be NMI/IRQ	IRQ							
\$0E	NMI	R/W	[2]	1/0	Timer0 Interrupt Flag be NMI/IRQ (or Timer0 stop@Timer0 stop enable)	IRQ							
			[3]	1/0	FT Interrupt Flag be NMI/IRQ	IRQ							
										[4]	1/0	ST Interrupt Flag be NMI/IRQ	IRQ
			[5]	1/0	EXT Interrupt Flag be NMI/IRQ	IRQ							
			[2:0]	000	FT Interrupt = RT[10] (16Hz, F _{SLOW} /2048)								
				001	FT Interrupt = RT[8] (64Hz, F _{SLOW} /512)	-							
				010	FT Interrupt = RT[6] (256Hz, F _{SLOW} /128)	_							
				011	FT Interrupt = RT[4] (1KHz, F _{SLOW} /32)	RT[4]							
				100	FT Interrupt = RT[3] (2KHz, F _{SLOW} /16)								
				101	FT Interrupt = RT[2] (4KHz, F _{SLOW} /8)								
				110	FT Interrupt = RT[1] (8KHz, F _{SLOW} /4)								
				111	FT Interrupt = RT[0] (16KHz, F _{SLOW} /2)								
\$0F	RTC	R/W		000	ST Interrupt = RT[13] (2Hz, F _{SLOW} /16384)								
				001	ST Interrupt = RT[12] (4Hz, F _{SLOW} /8192)								
				010	ST Interrupt = RT[11] (8Hz, F _{s∟ow} /4096)								
			[5:3]	011	ST Interrupt = RT[10] (16Hz, F _{SLOW} /2048)	RT[13]							
			[0.5]	100	ST Interrupt = RT[9] (32Hz, F _{SLOW} /1024)	KI[IJ]							
				101	ST Interrupt = RT[8] (64Hz, F _{SLOW} /512)								
				110	ST Interrupt = RT[7] (128Hz, F _{SLOW} /256)								
				111	ST Interrupt = RT[6] (256Hz, F _{SLOW} /128)								
			[6]	1/0	EXT Interrupt takes place at Rising/Falling edge	Rising							

Note: It is strongly recommended to set Timer2, Timer1, Timer0, FT, ST, external interrupt, control register before enabling interrupt, otherwise interrupt may be falsely triggered.

For example, if a Timer2 interrupt occurs, the IC pushes the program counter (PC) to stack (STK), and jump to the interrupt vector (\$7E0) automatically. In the interrupt sub-routine, user must store the accumulator (ACC), register X/Y (X/Y), and draw the Y, X, and ACC back before Timer2 sub-routine being finished. With the return instruction executes, the interrupt routine is finished. The IC pops STK back to the PC, and back to the original track of the program. The addresses for each interrupt mode are described in below table.

Addr.	Interrupt Vector	IRQ Priority
\$7E0	Timer2 Interrupt	1 (highest)
\$7E2	Timer1 Interrupt	2
\$7E4	Timer0 Interrupt	3
\$7E6	FT Interrupt	4
\$7E8	ST Interrupt	5
\$7EA	EXT Interrupt	6
\$7EC		7
\$7EE		8 (lowest)


The Timer2 interrupt sub-routine is shown below.

V-IRQ-Timer2: PHA PHX PHY PLY PLX PLA

RTI

The NY8LP05A IC supports two types of interrupt mode, IRQ and NMI (Non-Maskable Interrupt). The IRQ mode is sensed by **level-trigger** event, which means the continued interrupt event will be held until the current is finished. Even if two interrupt events come up simultaneously, the priority of each interrupt decides that the event with higher priority defined by IC itself will be enabled. The NMI mode is sensed by **edge-trigger** event, if an event is coming up with the others at the same time. There is the only one with highest priority defined by software will be enabled and the others may be falsely omitted, **so it is strongly recommended to enable** <u>ONLY ONE of NMI (\$0E)</u>.





IRQ priority :EXT<ST<FT<TM0<TM1<TM2

Figure 6-2: The structure of IRQ & NMI

7. Address Mapping

In the NY8LP05A IC, SFR contains 64 bytes, RAM contains 64 bytes for zero page register (ZP) and stack (STK). Moreover, there are 4K bytes ROM for program data. The following three sections describe the detail about special function register (SFR), RAM and ROM configuration of the NY8LP05A.




Figure 7-1: The structure of address mapping for NY8LP05A

7.1 Control Register Description

The special function register (SFR) is assigned to use the dedicated address ranged \$0000 to \$0039. Users can program these registers to fit their applications. The SFR table is shown below.

Addr.	Name	R/W	Bit	Data	Description	Default
\$00	TM0D	R [7:0] W [7:0]			Read the Timer0 counting data[7:0]	XX
φυυ	TIMOD				Preload Timer0 data[7:0]	XX
			000x	Timer0 clock = CX		
				001x	Timer0 clock = RT[13] (2Hz, F _{SLOW} /16384)	
				0100	Timer0 clock = RT[11] (8Hz, F _{SLOW} /4096)	
				0101	Timer0 clock = RT[9] (32Hz, F _{SLOW} /1024)	
				0110	Timer0 clock = RT[7] (128Hz, F _{SLOW} /256)	
			[3:0]	0111	Timer0 clock = RT[5] (512Hz, F _{SLOW} /64)	
				1000	Timer0 clock = BT[6] (F _{FAOS} /128)	BT[0]
\$01	тмос	R/W		1001	Timer0 clock = BT[5] (F _{FAOS} /64)	BT[0]
φυι	TIMOC			1010	Timer0 clock = BT[4] (FFAOS/32)	
				1011	Timer0 clock = BT[3] (F _{FAOS} /16)	
				1100	Timer0 clock = BT[2] (F _{FAOS} /8)	
				1101	Timer0 clock = BT[1] (F _{FAOS} /4)	
				1110	Timer0 clock = BT[0] (F _{FAOS} /2)	
				1111	Timer0 clock = F _{FAOS}	
			[4]	1/0	Timer0 Reload/One shot	1
			[5]	1/0	Tone0 Enable/Disable	Enable



Addr.	Name	R/W	Bit	Data	Description	Default	
				00	Timer0 clock stop mode OFF		
			[7:6]	01	Timer0 clock stopped by Timer2 overflow	OFF	
			[1:0]	10	Timer0 clock stopped by a full cycle of CX	011	
				11	Timer0 clock stopped by a full cycle of Timer2 clock		
\$02	TM0EN	R/W	[0]	1/0	Timer0 Enable/Disable	Disable	
\$04	TM1D	R	[7:0]		Read the Timer1 counting data[7:0]		
		W	[7:0]		Preload Timer1 data[7:0]	XX	
				000x	Timer1 clock = TM0D[7]		
				001x	Timer1 clock = $RT[13]$ (2Hz, F _{SLOW} /16384)		
				0100	Timer1 clock = RT[11] (8Hz, $F_{SLOW}/4096$)		
				0101	Timer1 clock = RT[9] (32Hz, $F_{SLOW}/1024$)		
				0110	Timer1 clock = RT[7] (128Hz, F _{SLOW} /256)		
				0111	Timer1 clock = RT[5] (512Hz, $F_{SLOW}/64$)		
* ~ -	TMAG	D 4 4 /	[3:0]	1000	Timer1 clock = BT[6] ($F_{FAOS}/128$)	BT[0]	
\$05	TM1C	R/W		1001	Timer1 clock = BT[5] ($F_{FAOS}/64$)		
				1010	Timer1 clock = BT[4] ($F_{FAOS}/32$)		
				1011	Timer1 clock = BT[3] ($F_{FAOS}/16$)		
				1100	Timer1 clock = BT[2] ($F_{FAOS}/8$)		
				1101	Timer1 clock = BT[1] ($F_{FAOS}/4$)		
				1110	Timer1 clock = BT[0] (F _{FAOS} /2)		
				1111	Timer1 clock = F _{FAOS}		
<u> </u>		-	[4]	1/0	Timer1 Reload/One shot	1	
\$06	TM1EN	R/W	[0]	1/0	Timer1 Enable/Disable	Disable	
\$08	TM2D	R	[7:0]		Read the Timer2 counting data[7:0]	XX	
		W	[7:0]	000	Preload Timer2 data[7:0]	XX	
				000x	Timer2 clock = TM1D[7]		
				001x	Timer2 clock = $RT[13]$ (2Hz, $F_{SLOW}/16384$)	1	
				0100	Timer2 clock = RT[11] (8Hz, $F_{SLOW}/4096$)		
				0101	Timer2 clock = RT[9] ($32Hz$, F _{SLOW} /1024)		
				0110 0111	Timer2 clock = RT[7] (128Hz, F _{SLOW} /256)		
				1000	Timer2 clock = RT[5] (512Hz, $F_{SLOW}/64$) Timer2 clock = BT[8] ($F_{FAOS}/512$)		
\$09	TM2C	R/W	[3:0]	1000	Timer2 clock = $BT[7]$ (FFAOS/512) Timer2 clock = $BT[7]$ (FFAOS/256)	BT[2]	
ΨUΘ		13/99		1001	Timer2 clock = $BT[7]$ (FFAOS/256) Timer2 clock = $BT[6]$ (FFAOS/128)		
				1010	Timer2 clock = BT[5] ($F_{FAOS}/128$) Timer2 clock = BT[5] ($F_{FAOS}/64$)		
				1100	Timer2 clock = $BT[3]$ (FFAOS/04) Timer2 clock = $BT[4]$ (FFAOS/32)		
				1100	Timer2 clock = $BT[4]$ (FFAOS/32) Timer2 clock = $BT[3]$ (FFAOS/16)		
				1110	Timer2 clock = $BT[2]$ (FFAOS/10) Timer2 clock = $BT[2]$ (FFAOS/8)		
				1111	Timer2 clock = $BT[2]$ (FFAOS/8) Timer2 clock = $BT[1]$ (FFAOS/4)		
			[4]	1/0	Timer2 Reload/One shot	1	
\$0A	TM2EN	R/W	[4]	1/0	Timer2 Enable/Disable	Disable	
ψυΛ		1.7.1.1	[0]	1/0	Timer2 Interrupt Enable/Disable	Disable	
			[1]	1/0	Timer1 Interrupt Enable/Disable	Disable	
\$0C	IEF	R/W			Timer Interrupt Enable/Disable		
			[2]	1/0	(or Timer0 stop@Timer0 stop enable)	Disable	
		[3]	1/0	FT Interrupt Enable/Disable	Disable		



Addr.	Name	R/W	Bit	Data	Description	Default	
			[4]	1/0	ST Interrupt Enable/Disable	Disable	
			[5]	1/0	EXT Interrupt Enable/Disable	Disable	
			[0]	1/0	Read Timer2 Interrupt Flag	0	
			[1]	1/0	Read Timer1 Interrupt Flag	0	
		_	[2]	1/0	Read Timer0 Interrupt Flag	0	
		R	[3]	1/0	(or Timer0 stop@Timer0 stop enable) Read FT Interrupt Flag	0	
			[4]	1/0	Read ST Interrupt Flag	0	
			[5]	1/0	Read EXT Interrupt Flag	0	
\$0D	INTF		[0]	0	Clear Timer2 Interrupt Flag	0	
			[1]	0	Clear Timer1 Interrupt Flag	0	
			[2]	0	Clear Timer0 Interrupt Flag	0	
		W	[3]	0	(or Timer0 stop@Timer0 stop enable) Clear FT Interrupt Flag	0	
				0	Clear ST Interrupt Flag	0	
			[4]	0	Clear EXT Interrupt Flag	0	
			[5]	1/0		IRQ	
			[0]		Timer2 Interrupt Flag be NMI/IRQ		
			[1]	1/0	Timer1 Interrupt Flag be NMI/IRQ Timer0 Interrupt Flag be NMI/IRQ	IRQ	
\$0E	NMI	/II R/W	[2]	1/0	(or Timer0 stop@Timer0 stop enable)	IRQ	
\$0L			[3]	1/0	FT Interrupt Flag be NMI/IRQ	IRQ	
			[4]	1/0	ST Interrupt Flag be NMI/IRQ	IRQ	
			[5]	1/0	EXT Interrupt Flag be NMI/IRQ	IRQ	
				000	FT Interrupt = RT[10] (16Hz, F _{SLOW} /2048)		
				001	FT Interrupt = RT[8] (64Hz, FsLow/512)		
			FO. 01	010	FT Interrupt = RT[6] (256Hz, F _{SLOW} /128)		
				011	FT Interrupt = RT[4] (1KHz, F _{SLOW} /32)	RT[4]	
			[2:0]	100	FT Interrupt = RT[3] (2KHz, F _{SLOW} /16)		
				101	FT Interrupt = RT[2] (4KHz, F _{SLOW} /8)		
				110	FT Interrupt = RT[1] (8KHz, F _{SLOW} /4)		
				111	FT Interrupt = RT[0] (16KHz, F _{SLOW} /2)	1	
\$0F	RTC	R/W		000	ST Interrupt = RT[13] (2Hz, F _{SLOW} /16384)		
				001	ST Interrupt = RT[12] (4Hz, F _{SLOW} /8192)	1	
				010	ST Interrupt = RT[11] (8Hz, F _{SLOW} /4096)	1	
			[5.0]	011	ST Interrupt = RT[10] (16Hz, F _{SLOW} /2048)		
			[5:3]	100	ST Interrupt = RT[9] (32Hz, F _{SLOW} /1024)	RT[13]	
				101	ST Interrupt = RT[8] (64Hz, F _{SLOW} /512)]	
				110	ST Interrupt = RT[7] (128Hz, F _{SLOW} /256)]	
				111	ST Interrupt = RT[6] (256Hz, FsLow/128)]	
			[6]	1/0	EXT Interrupt takes place at Rising/Falling edge	Rising	
\$15	SLP	W	[7:0]		Write 0x5A to sleep	ХХ	
\$16	WDGC	W	[7:0]		Write 0xA5 to clear watchdog timer	ХХ	
		W	[2]	0	Write 0 to clear RTC counter (read as high)	Х	
			[3]	1/0	RTC Enable/Disable	Enable	
\$17	OPMD	R/W		000	F _{FAST} = F _{FAOS} /1		
		F\$/ ¥¥	[6:4]	001	F _{FAST} = F _{FAOS} /2	F _{FAOS} /1	
				010	FFAST = FFAOS/4		



Addr.	Name	R/W	Bit	Data	Description	Default			
				011	F _{FAST} = F _{FAOS} /8				
				100	FFAST = FFAOS/16				
				101	FFAST = FFAOS/32	-			
				110	F _{FAST} = F _{FAOS} /64	-			
				111	FFAST = FFAOS/128	_			
			[7]	1/0	FCPU = FFAST/FSLOW (32KHz)	FFAST			
			[']	000	Charge pump clock = $RT[6]$ (256Hz, F _{sLow} /128)	I FAST			
						-			
				001	Charge pump clock = $RT[5]$ (512Hz, $F_{SLOW}/64$)	-			
				010	Charge pump clock = $RT[4]$ (1KHz, F _{SLOW} /32)	_			
			[2:0]	011	Charge pump clock = RT[3] (2KHz, F _{SLOW} /16)	32KHz			
\$1A	LCDPC	R/W		100	Charge pump clock = RT[2] (4KHz, F _{SLOW} /8)	_			
				101	Charge pump clock = RT[1] (8KHz, F _{SLOW} /4)				
				110	Charge pump clock = RT[0] (16KHz, F _{SLOW} /2)				
				111	Charge pump clock = 32KHz (F _{SLOW})				
			[3]	1/0	LCD Power (Rbias or C_Pump) Enable/ Disable	Enable			
				100	LCD clock = RT[6] (256Hz, F _{SLOW} /128)				
				101	LCD clock = RT[5] (512Hz, F _{sLow} /64)				
						[2:0]	110	LCD clock = RT[4] (1KHz, F _{sLow} /32)	RT[6]
				111	LCD clock = $RT[3]$ (2KHz, F _{sLow} /16)				
\$1B	LCDC ^[2]	CDC ^[2] R/W	R/W		00	LCD OFF	+		
			[4:3]	00	LCD ON	OFF			
					LCD all '0'				
				10					
				11	LCD all '1'				
				00	LVD level = 1.05V or 1.75V* LVD level = 1.15V or 1.85V*	-			
		R/W	[1:0]	10	LVD level = 1.25V or 1.95V*	00			
\$1C	LVD			11	LVD level = 1.3V or 2.0V*	-			
		R/W	[4]	1/0	LVD Enable/Disable	Disable			
		R	[7]	1/0	LVD status: VDD <lvd level="" vdd="">LVD level</lvd>	Х			
\$29	AUD	R/W	[0]	1/0	Buzzer output Enable/Disable	Disable			
			[4]	0	CH01 = CH0 + CH1; 2 channel buzzer	0			
\$2B	MIX	R/W		1 0	CH01 = CH0 + CH0; 1 channel buzzer BZDT from CH01				
			[5]	1	BZDT from FT	0			
				00	RFC Disable				
				01	RFC output the reverse signal of CX from RR	-			
\$2F	IRC	R/W	[5:4]	10	RFC output the reverse signal of CX from RT0	Disable			
				11	RFC output the reverse signal of CX from RT1	-			
 			[7.0]						
\$30	PAIO	R/W	[7:0]	1/0	1 = Input/0 = Output	FF			
\$31	PBIO	R/W	[7:0]	1/0	1 = Input/0 = Output	FF			
\$34	PA	R	[7:0]		Read input pad data/output register data	XX			
		W	[7:0]	1/0	Write to input or output port register	00			
\$35	PB	R	[7:0]		Read input pad data/output register data	xx 00			
<i></i>		W	[7:0]	1/0	1/0 Write to input or output port register				
\$38	PAC	R/W	[7:0]	1/0	Pull-Low Resistor Enable/Disable of input; CMOS/Open-Drain of output	00			
\$39	PBC	R/W	[7:0]	1/0	Pull-Low Resistor Enable/Disable of input; CMOS/Open-Drain of output	00			

7.2 RAM

The static RAM (SRAM) is organized with 64 bytes for zero page register (ZP) and stack register (STK). The ZP and STK are created to store data and save the program counter (PC) for returning. Their addressing region are \$00C0~\$00FF and \$01C0~\$01FF, respectively. If the address is not existed, the data will be read as unknown.

For LCD application, DPRAM and ranges from \$200 to \$219 (refer to chapter 8.2), and the size of DPRAM is 8 bytes. The data for display can be updated at any time, and depicted on the LCD panel immediately.

7.3 ROM

In the NY8LP05A IC, program/data single ROM is provided, and the size of ROM is 4KB. Because of system information comprised in the reserved region, users are not allowed to access this part. Otherwise, it would cause a reset procedure or other unpredictable impact.

8. LCD Control

The NY8LP05A IC provides users to drive LCD panel to match the most common-used panels. This chapter is mainly to state the power supply for LCD and how it displays on the panel with the corresponding setting.

8.1 LCD Power Supply

According to LCD display theory, it is requested to use the multiple voltage levels to support LCD panel display, otherwise the display will turn to white or black permanently with single voltage level. The NY8LP05A IC contains 1/2, 1/3 bias settings for the most LCD panels. For instance, 1/3 bias needs 4 voltage levels, VSS, V1 (1/3*VLCD), V2 (2/3*VLCD), VLCD. The following descriptions, charge pump mode is configured for this application. And charge pump mode only can be based on the power source (VDD).

8.1.1 Power Pumping Mode

For power pumping mode, it also generates the necessary voltage levels for driving the LCD panel with a different bias such as 1/2 or 1/3. Its power sources involve VDD. Basically, the power source (VDD), provides the voltage to VLCD, V2, or V1, which is chosen by option.

In charge pump mode, if the display of LCD panel is correct but weak, the method to develop this situation is to increase the clock frequency for charge pump. The relative setting for charge pump clock is defined as below. Please refer to chapter 9.3 for the LCD bias connection diagram.

Addr.	Name	R/W	Bit	Data	Data Description		
				000	Charge pump clock = RT[6] (256Hz, F _{SLOW} /128)		
				001	Charge pump clock = RT[5] (512Hz, F _{SLOW} /64)		
				010	Charge pump clock = RT[4] (1KHz, F _{SLOW} /32)		
			10.01	011	Charge pump clock = RT[3] (2KHz, F _{SLOW} /16)	32KHz	
\$1A	LCDPC	R/W	[2:0]	100	Charge pump clock = RT[2] (4KHz, F _{SLOW} /8)	JZKAZ	
				101	Charge pump clock = RT[1] (8KHz, F _{SLOW} /4)		
					110	Charge pump clock = RT[0] (16KHz, F _{SLOW} /2)	
				111	Charge pump clock = 32KHz (F _{SLOW})		
			[3]	1/0	LCD Power (Rbias or C_Pump) Enable/ Disable	Enable	

For the LCD display power being stable, the procedure of LCD turning on and turning off is suggested below.

M_LCD_Charge_ON	;turn on charge pump
M_LCD_ON	;turn on LCD
M_LCD_OFF	;turn off LCD
M LCD Charge OFF	;turn off charge pump

8.2 LCD RAM Alignment

The following table is used to store the data for the LCD, and the maximum address is \$0219 for DPRAM. It is strongly recommended to initialize the data of DPRAM. Because of uncertain data stored in undecided address, it may cause the defect of display.

Addr.	Data	Common	Segment
\$200	-		SEG[7:0]
\$201		COM[0]	SEG[15:8]
\$208		COM[1]	SEG[7:0]
\$209			SEG[15:8]
\$210	D[7:0]		SEG[7:0]
\$211		COM[2]	SEG[15:8]
\$218		COM[2]	SEG[7:0]
\$219		COM[3]	SEG[15:8]

8.3 LCD Display System

As for a plenty of LCD display usages, the NY8LP05A IC provides three mask options to match the most common-used LCD panels of the market, they are:

LCD Duty: 1/(X) duty. $(X = 2 \sim 4)$ LCD Bias: 1/(Y) bias. $(Y = 2 \sim 3)$

LCD SEG: (Z) segments. (Z = 0 ~ 15)

Because of the variety of panels, each display system should set its own combination from those three options. Here is an example works under 1/4 duty, 1/3 bias and 8 segments, the mask options should set X as 4, Y as 3 and Z as 8 to match the specific LCD panel, shown in Figure 8-1. According to Table 1, if users want to display digits such as "1.2.3.4.", the relative data has to be written in DPRAM to show out. Those data would be 0x7D, 0xA6, 0xE8 and 0xBE and LCD Panel will display "1.2.3.4." when LCD is turned on by instruction.




Figure 8-1: 4 digits LCD Panel

Addr.	ltem	SEG[7]	SEG[6]	SEG[5]	SEG[4]	SEG[3]	SEG[2]	SEG[1]	SEG[0]
\$200	COM[0]	D4	DP4	D3	DP3	D2	DP2	D1	DP1
\$208	COM[1]	C4	E4	C3	E3	C2	E2	C1	E1
\$210	COM[2]	G4	F4	G3	F3	G2	F2	G1	F1
\$218	COM[3]	B4	A4	B3	A3	B2	A2	B1	A1

Table 1: LCD panel mapping

The frame rate for each display system is based on the setting of duty and LCD clock, and these can be selected by setting special function register (SFR). Users can select through setting of SFR, 64Hz, 128Hz, 256Hz, 512Hz, 1KHz or 2KHz for the LCD display (All of the LCD frame rates are sourced from slow clock F_{SLOW}, 32KHz). The following is the formula to calculate frame rate:

Frame Rate = LCD Clock/COM Number

If the pattern on the LCD panel starts to flash, it is suggested to tune to higher rate to be correspondent with the desired display.

Addr.	Name	R/W	Bit	Data	Description	Default	
				0x0	LCD clock = RT[8] (64Hz, F _{SLOW} /512)		
				0x1	LCD clock = RT[7] (128Hz, F _{SLOW} /256)		
			12:01	100	LCD clock = RT[6] (256Hz, F _{SLOW} /128)	DTIGI	
		R/W	[2:0]	[2.0]	101	LCD clock = RT[5] (512Hz, F _{SLOW} /64)	RT[6]
\$1B	LCDC			110	LCD clock = RT[4] (1KHz, F _{SLOW} /32)		
φid	LUDU			111	LCD clock = RT[3] (2KHz, F _{SLOW} /16)		
				00	LCD OFF		
				01	LCD ON	OFF	
				10	LCD all '0'	OFF	
				11	LCD all '1'		

For the most common-used LCD panels, the relationship between LCD duty and LCD bias is shown as below table.

LCD bias ≈ 1/(1+ √duty)						
LCD duty	LCD bias select					
2	1/2					
3	1/2, 1/3					
4	1/2, 1/3					

Either common pins or segment pins are operated under alternative voltage level according to the mode it acts. The following lists voltage level of corresponding bias settings and users have to connect with the identical power system.



8.4 LCD WAVEFORMS

The following lists voltage level of corresponding bias settings and users have to connect with the identical power system.

Bias	Voltage Level							
1/2	VSS, V1 (=1/2*VLCD), VLCD							
1/3	VSS, V1 (=1/3*VLCD), V2 (=2/3*VLCD), VLCD							

The LCD timing waveforms are shown as Fig.8-2 ~ Fig.8-3.





Fig.8-2: LCD timing waveform of 1/2 bias, 1/4 Duty





LCD mode (1/3 Bias , 1/4 Duty)

Fig.8-3: LCD timing waveform of 1/3 bias, 1/4 Duty

9. Buzzer

9.1 Buzzer Control

The NY8LP05A also provides buzzer output, and users can select single or dual channel buzzer, which is controlled by MIX[4]. When MIX[4]=1, single buzzer toggled by Timer0 overflow, otherwise when MIX[4]=0, dual buzzer toggled by Timer0 or Timer1 overflow, and the buzzer switching rate is equal to F_{SLOW}. The buzzer data also can come from FT clock toggle directly. It is configured by MIX[5]. So that, the timer0 can be used for other appllication. The MIX SFR is defined as below.

Addr.	Name	R/W	Bit	Data	Description	Default
		R/W	[4]	0	CH01 = CH0 + CH1	
¢op			[4]	1	CH01 = CH0 + CH0	0
ş∠D	\$2B MIX		[6]	0	BZDT from CH01	0
			[5]	1	BZDT from FT clock	

The diagram of buzzer module is shown as Figure 9-1.




Figure 9-1: The diagram of buzzer module

9.2 TMxD(x=0,1,2)

The TMxD registers include a set 8-bit timer reload value latch and a set 8-bit downward counter of the `x' channel. With the data loaded in the latch, the counter counts down until to 0. If the register is set to the reload mode, the counter will be automatically reloaded from the latch, and the reload period is TMxD+1 (TMxD \neq 0). When the counter counts to 0, the audio engine plays the audio data. So the TMxD value affects the sample rate of a speech or the pitch of a tone.

$$TMxD = (F_{TCS} / F_{SR}) - 1$$

TMxD: Timer value in decimal

FTCS: Frequency of the timer clock source

FSR: Frequency of the sample rate

In theory, there are TMxD+1 (TMxD \neq 0) cycles of timer used to control an accurate period of time. But actually the maximum deviation is perhaps 1 cycle of timer, because timer enable signal is asynchronous to timer clock source. And it is strongly recommended to speed up timer clock

source to decrease the deviation. Users can read back the content of counter through register TMxD by instruction.

Addr.	Name	R/W	Bit	Data	Description	Default
¢00	Th (OD	R	[7:0]		Read the Timer0 counting data[7:0]	xx
\$00	TM0D	W	[7:0]		Preload Timer0 data[7:0]	XX
¢04	TM1D	R	[7:0]		Read the Timer1 counting data[7:0]	XX
\$04		W	[7:0]		Preload Timer1 data[7:0]	XX
¢00	TM2D	R	[7:0]		Read the Timer2 counting data[7:0]	XX
\$08		W	[7:0]		Preload Timer2 data[7:0]	XX

9.3 TMxC(x=0,1,2)

The TMxC registers indicate the TMx clock source of the `x' channel. Different channel mode has different frequency of the TMxC. The value of the TMxC affects the tone. Besides, real timer (RT[n]) is based on F_{SLOW} (32.768KHz), and base timer (BT[n]) is divided from F_{FAOS} (4MHz/2MHz/500KHz), which is selected by option. So BT[n] will be slow down as well as the fast system clock. The settings of TMxC are shown as below.

Addr.	Name	R/W	Bit	Data	Description	Default
				000x	Timer0 clock = CX	
				001x	Timer0 clock = RT[13] (2Hz, F _{SLOW} /16384)	
				0100	Timer0 clock = RT[11] (8Hz, F _{SLOW} /4096)	
				0101	Timer0 clock = RT[9] (32Hz, F _{SLOW} /1024)	
				0110	Timer0 clock = RT[7] (128Hz, F _{SLOW} /256)	
				0111	Timer0 clock = RT[5] (512Hz, F _{SLOW} /64)	
			10.01	1000	Timer0 clock = BT[6] (F _{FAOS} /128)	DTIO
			[3:0]	1001	Timer0 clock = BT[5] (F _{FAOS} /64)	BT[0]
				1010	Timer0 clock = BT[4] (F _{FAOS} /32)	
#04	TMOO			1011	Timer0 clock = BT[3] (F _{FAOS} /16)	
\$01	TM0C	R/W		1100	Timer0 clock = BT[2] (FFAOS/8)	
				1101	Timer0 clock = BT[1] (F _{FAOS} /4)	
				1110	Timer0 clock = BT[0] (F _{FAOS} /2)	
				1111	Timer0 clock = F _{FAOS}	
			[4]	1/0	Timer0 Reload/One shot	1
			[7:6]	00	Timer0 clock stop mode OFF	OFF
				01	Timer0 clock stopped by Timer2 overflow	
				10	Timer0 clock stopped by a full cycle of CX	
				11	Timer0 clock stopped by a full cycle of Timer2 clock	
				000x	Timer1 clock = TM0D[7]	
			[3:0]	001x	Timer1 clock = RT[13] (2Hz, F _{SLOW} /16384)	-
				0100	Timer1 clock = RT[11] (8Hz, F _{SLOW} /4096)	
				0101	Timer1 clock = RT[9] (32Hz, F _{SLOW} /1024)	-
				0110	Timer1 clock = RT[7] (128Hz, F _{SLOW} /256)	
\$05	TM1C	R/W		0111	Timer1 clock = RT[5] (512Hz, F _{SLOW} /64)	BT[0]
				1000	Timer1 clock = BT[6] (F _{FAOS} /128)	
				1001	Timer1 clock = BT[5] (F _{FAOS} /64)	
				1010	Timer1 clock = BT[4] ($F_{FAOS}/32$)	
				1011	Timer1 clock = BT[3] ($F_{FAOS}/16$)	
				1100	Timer1 clock = $BT[2]$ (F _{FAOS} /8)	



Addr.	Name	R/W	Bit	Data	Description	Default
				1101	Timer1 clock = BT[1] (F _{FAOS} /4)	
				1110	Timer1 clock = BT[0] (F _{FAOS} /2)	
				1111	Timer1 clock = F _{FAOS}	
			[4]	1/0	Timer1 Reload/One shot	1
				000x	Timer2 clock = TM1D[7]	
				001x	Timer2 clock = RT[13] (2Hz, F _{SLOW} /16384)	
				0100	Timer2 clock = RT[11] (8Hz, F _{SLOW} /4096)	
				0101	Timer2 clock = RT[9] (32Hz, F _{SLOW} /1024)	
				0110	Timer2 clock = RT[7] (128Hz, F _{SLOW} /256)	
				0111	Timer2 clock = RT[5] (512Hz, F _{SLOW} /64)	
			10.01	1000	Timer2 clock = BT[8] (F _{FAOS} /512)	
\$09	TM2C	R/W	[3:0]	1001	Timer2 clock = BT[7] (F _{FAOS} /256)	BT[2]
				1010	Timer2 clock = BT[6] (F _{FAOS} /128)	
				1011	Timer2 clock = BT[5] (F _{FAOS} /64)	
				1100	Timer2 clock = BT[4] (F _{FAOS} /32)	
				1101	Timer2 clock = BT[3] (F _{FAOS} /16)	
				1110	Timer2 clock = BT[2] (F _{FAOS} /8)	
				1111	Timer2 clock = BT[1] (F _{FAOS} /4)]
			[4]	1/0	Timer2 Reload/One shot	1

9.4 TMxEN(x=0,1,2)

The bit0 of TM0EN, TM1EN and TM2EN are mainly to control these timers to turn on/off respectively. As the value is 1, the timer is turned on and the counter starts counting downward.

Addr.	Name	R/W	Bit	Data	Description	Default
\$02	TM0EN	R/W	[0]	1/0	Timer0 Enable/Disable	Disable
\$06	TM1EN	R/W	[0]	1/0	Timer1 Enable/Disable	Disable
\$0A	TM2EN	R/W	[0]	1/0	Timer2 Enable/Disable	Disable

10. I/O Control

10.1 I/O Ports

There are 16 I/O ports (by body and option), designated as PAy through PBy, and y=0~7, the structure of I/O ports is shown as Figure 10-1, and users can also enable them by setting options. The bi-direction I/O port can be an input or output by the value of control register PXIO (X = A/B). If the register value is 1, the port will be set as an input; therefore, the value 0 means output setting. Users can set the control register PXC (X = A/B) to define the I/O ports to be with/without a pull-low resister if input or configured as COMS/Open-Drain type if output. As for the internal pull-low resistor of input, it can be set as strong or weak pull-low through option. The weak one is about $1M\Omega@3V$ for normal application and the strong one is about $100K\Omega@3V$.

If Port X (X = A/B) is key change wake-up source, users must read input pads data and write the value to input port registers before enter Standby/Halt mode. The system will be waked up as long as one of input pads status change.

If Port A is key change wake-up source, the code of entering Standby mode is shown below.

LDA OPMD	•
ORA #\$08	•
STA OPMD	; Set OPMD[3] as high
LDA #\$FF	
STA PAIO	; Set PortA as Input
LDA PA	; Read PortA data
STA PA	; Write to PortA register
LDA #\$5A	
STA SLP	; Enter Standby mode

And the code of entering Halt mode is shown below.

LDA OPMD	•
AND #\$F7	;
STA OPMD	; Clear OPMD[3] to low
LDA #\$FF	
STA PAIO	; Set PortA as Input
LDA PA	; Read PortA data
STA PA	; Write to PortA register
LDA #\$5A	
STA SLP	; Enter Halt mode

Input/Output port : PX0~7(X=A/B)




Figure 10-1: I/O port Configuration

The following tables describe the functionalities of each register:

Addr.	Name	R/W	Bit	Data	Description	Default
\$30	PAIO	R/W	[7:0]	1/0	1 = Input/0 = Output	FF
\$31	PBIO	R/W	[7:0]	1/0	1 = Input/0 = Output	FF
¢24		R	[7:0]		Read input pad data/output register data	xx
\$34 PA	FA	W	[7:0]	1/0	Write to input or output port register	00
\$35	PB	R	[7:0]		Read input pad data/output register data	xx
φ35	ГD	W	[7:0]	1/0	Write to input or output port register	00
\$38	PAC	R/W	[7:0]	1/0	Pull-Low Resistor Enable/Disable of input; CMOS/Open-Drain of output	00
\$39	PBC	R/W	[7:0]	1/0	Pull-Low Resistor Enable/Disable of input; CMOS/Open-Drain of output	00

11. Other Applications (by option)

The NY8LP05A IC supports many applications with external components, such as RFC. The continued sections will describe their functionalities and operations.

11.1 Resistor to Frequency Converter (RFC)

The resistor to frequency converter (RFC) is used to compare two different sensors with the reference resistor individually. The operating principle is based on a RC oscillator network. This Figure 11-2 shows the block diagram of RFC:




Figure 11-2: The circuitry of RFC.

The architecture of RFC contains four external pins:

- CX: the oscillation Schmitt trigger input
- RR: the reference resistor output pin
- RT0: the temperature sensor output pin
- RT1: the humidity sensor output pin (this can also be used as another temperature sensor, or can even be left floating), which can be set as I/O by option

The following definitions of RFC circuitry signals are described below.

RREN/RT0EN/RT1EN: To enable the tri-state buffer to output the reverse signal of CX.

STPCYL: To activate 8/16/24-bit counter.

STPM1/2/3: The control signal defined Timer0 stop mode.

TM0EN/TM1EN/TM2EN: The signals defined the Timer0/1/2 are turned on.

TM0CLK: The clock for Timer0, defined by register TM0C.

IEF2: The bit2 of register IEF.

STPF: The stopped signal as counter is ended to count.

EN16: The signal to extend counter from 8-bit to 16-bit.

EN24: The signal to extend counter from 16-bit to 24-bit.

11.1.1 RC Oscillation Network

The RFC circuitry may build up 3 RC oscillation networks through RR, RT0, or RT1 and CX pins with external resistors and can be disabled by mask option. The oscillation network can be built up by setting register IRC to enable RR, RT0 and RT1 respectively, but only one RC oscillation network is active simultaneously.

Addr.	Name	R/W	Bit	Data	Description	Default
\$2F IRC R/W		V [5:4]	00	RFC Disable		
	IRC R/W [5:4]		01	RFC output the reverse signal of CX from RR	Diachla	
			[^{5.4}] 10 11	10	RFC output the reverse signal of CX from RT0	Disable
				11	RFC output the reverse signal of CX from RT1	

As relative settings are ready, the clock will be generated by the oscillation network and feedback to the counter through CX pin. If counter is enabled, the clock will be to down-count the preloaded value of counter.

The RC oscillation network needs to set up with three simple steps:

- 1. Connect RR, RT0 and RT1 with a resistor respectively and a capacitor between CX and VSS. The above RFC circuitry shows the connection of these networks.
- 2. Switch on RREN, RT0EN or RT1EN to output the reverse signal of CX, and then it forms the clock source feedback from RC oscillation network. Those pins will be tri-state as the corresponding enable signal is off.
- 3. Choose Stop Mode1, Stop Mode2, or Stop Mode3 (TM0C[7:6]=01/10/11) and turn on Timer0, Timer0&1, or Timer0&1&2 to enable 8/16/24-bit counter.

It strongly recommends users to switch on output pin for each RC network before the counter is activated to get better clock signal from CX pin.

The NY8LP05A IC provides 3 counting modes for the operation of the counter. Each mode can trigger Timer0 interrupt if IEF2 is enabled, and will be described in the following sections. Users can program the control register TM0C to choose the mode it will act, and the table is listed as below. For the other settings of timers, refer to chapter 9.2~9.4.

Addr.	Name	R/W	Bit	Data	Description	Default
				00	Timer0 clock stop mode OFF	
			01	Timer0 clock stopped by Timer2 overflow		
\$01	\$01 TM0C R/	R/W	[7:6]	10	Timer0 clock stopped by a full cycle of CX	OFF
				11	Timer0 clock stopped by a full cycle of Timer2 clock	

11.1.2 Timer0 Counting within Timer2 Overflow Cycle (STOP Mode1)

In this mode, Timer2 will dominate the operation of the Timer0(8-bit), or Timer0&1(16-bit) counter. Firstly, the value of Timer2 for counting is loaded by instruction, and the counter won't start to operate until Timer0, or Timer0&1 and Timer2 are enabled. It strongly recommends users to switch on Timer2 at last. And then STPCYL goes high, the Timer2 will count down (Y-2) cycles once its falling edge occurs, supposed Y is the initial value. By counting to 0x00, the Timer2 will be stopped to end the process. In this case, if the interrupt enable (IEF[2]) is provided, the interrupt is accepted.

In theory, there are Y full cycles of Timer2 used to control an accurate period of time for CX pin clocking into 8/16-bit counter. **But actually the maximum deviation is perhaps 2 cycle of Timer2**, because Timer2 enable signal is asynchronous to Timer2 clock source. And the deviation will be decreased when Timer2 clock source speed up. Users can read back the content of counter through register TMxD (x=0, 1) by instruction. The procedure of RFC counter controlled by Timer2 is shown as Figure 11-3.




Figure 11-3: Timing of the RFC counter controlled by Timer2 downflow

11.1.3 Timer0 Counting within a Full CX Cycle (STOP Mode 2)

This is the other way to utilize the Timer0 (8-bit), Timer0&1 (16-bit), or Timer0&1&2 (24-bit) counter. Here, CX pin is used to control the enabling of the counter and the clock of Timer0 (TM0CLK), which defined by register TM0C, becomes the clock source of 8/16/24-bit counter. The procedure is quiet similar with previous mode, choose mode it will act, turn on Timer0, Timer0&1, or Timer0&1&2 and load a specific value into the counter at beginning. It strongly recommends users to switch on Timer0 at last.

As the first falling edge of CX clock comes out, the STPCYL will goes high to enable the counter. Then the counter will start to count downward until the second falling edge of CX clock occurs. At the time, the stop flag (STPF) will be high to disable TM0CLK and end of procedure. In this case, if the interrupt enable (IEF[2]) is provided, the interrupt is accepted.

Users can read back the content of counter through register TMxD (x=0, 1, 2) by instruction. The timing procedure of this mode is shown as Figure 11-4.




Figure 11-4: Timing of the RFC counter controlled by CX full cycle

11.1.4 Timer0 Counting within a Full Timer2 Clock Cycle (STOP Mode 3)

In this mode, Timer2 clock cycle will dominate the operation of the Timer0(8-bit), or Timer0&1(16-bit) counter. At first, users have to swap to mode 3 through register TM0C, load counting data and turn on Timer0, or Timer0&1 and Timer2 for the initial setting. **It strongly recommends users to switch on Timer0 at last.** Instead of falling edge of CX pin, this mode utilizes two falling edges of Timer2 clock to control the enabling of the 8, or 16-bit counter. The CX pin is applied to be the clock input of the counter. Provided the second falling edge of Timer2 occurs, a pulse of signal STPF would be generated to stop the counting procedure. In this case, if the interrupt enable (IEF[2]) is provided, the interrupt is accepted.

Users can read the content of the counter through register TMxD (x=0, 1) by instruction. The timing procedure of this mode is shown as Figure 11-5.




Figure 11-5: Timing of the RFC counter controlled by Timer2 full cycle

12. Electrical Characteristics

12.1 Absolute Maximum Rating

Symbol	Parameter	Rated Value	Unit
VDD - VSS	Supply voltage	-0.5 ~ +4.0	V
Vin	Input voltage	Vss-0.3V ~ Vdd+0.3	V
Тор	Operating Temperature	0 ~ +70	°C
Tst	Storage Temperature	-25 ~ +85	°C

12.2 DC Characteristics

Symbol	Parameter		VDD	Min.	Тур.	Max.	Unit	Test Condition	
V	Onen	O a ser l'a se se l'a se		1.1	1.5	3.6		F _{CPU} = 500KHz	
V _{DD} Oper		ating voltage		1.8	3	3.6	V	F _{CPU} = 4MHz	
			1.5		0.1	0.5		Clean no load	
Ihalt			Halt mode	3		0.1	0.5	uA	Sleep, no load
lan i		Standby mode1	1.5		1		uA	CPU off, IOSC32KHz on, LCD off, no load	
ISB1	ISB1		3		2				
lana	I _{SB2} Supply I _{SB3} Current	Standby mode2	1.5		1.5		uA	CPU off, IOSC32KHz on,	
ISB2			3		2			LCD on, CPump on, no load	
I _{SB3}		Standby mode3	3		12		uA	CPU off, IOSC32KHz on, LCD on, Rbias on, no load	
le:		Slow mode	1.5		5		uA	F _{CPU} = IOSC32KHz, no load	
IsL			3		15				
las		Normal mode	1.5		60			F _{CPU} = 500KHz, no load	
IOP		Normal mode	3		700		uA	F _{CPU} = 4MHz, no load	
	Input	Weak	1.5		1		uA	V _{IN} = VDD	
	current	(1M ohms)	3		3				
Іін	(Internal	Strong (100K ohms)	1.5		5				
	pull-low)		3		30				
la	I _{OH1} Output high current (PA/B)		1.5		-2		mA	V _{OH} = 1.0V	
IOH1			3		-9		ШA	V _{OH} = 2.0V	
laure.		ut high current @Buzzer mode)	1.5		-4		mA	V _{OH} = 1.0V	
IOH2			3		-18			V _{OH} = 2.0V	
la r	Outpu	Dutput low current (PA/B)	1.5		4		mA	V _{OL} = 0.5V	
IOL1			3		18			V _{OL} = 1.0V	
la a	Outpu	Output low current	1.5		8		mA	V _{OL} = 0.5V	
IOL2	(PB[0]@	(PB[0]@Buzzer mode)			36		ША	V _{OL} = 1.0V	
		ncy deviation	1.5		-0.5			Fosc(1.5V) - Fosc(1.2V)	
∆F/F	by voltage drop(500KHz) Frequency deviation						%	Fosc(1.5v) Fosc(3.0V) - Fosc(2.4V)	
	by voltage drop(4MHz)		3		-0.5			Fosc(3.0v)	
	Frequency lot deviation (500KHz)		1.5	-1.5		1.5	% %	<u>Fosc(1.5V) - 500KHz</u> 500KHz	
∆F/F	Frequen	Frequency lot deviation (4MHz)		-1.5		1.5		<u>Fosc(3.0v) - 4MHz</u> 4MHz	



Symbol	Parameter	VDD	Min.	Тур.	Max.	Unit	Test Condition
Fosc	Oscillation Frequency		0.49	0.5	0.51	MHz	V _{DD} = 1.1~3.6V
			1.95	2	2.05		
			3.9	4	4.1		

13. Application Circuits

13.1 Application Circuit




Fig.13-1: The Application Circuits with & LCD

PCB Layout Guidelines:

- 1. VDD must be connected to power input port directly, not the branch of each other.
- 2. VLCD should be higher than or equal to VDD, otherwise will cause large current.
- 3. VSS must be connected to ground input directly, not the branch of each other.
- 4. Capacitor (used for XTAL32K) is proposed to be 12~20 pF.
- 5. C1 is suggested 0.1uF~4.7uF.

13.2 LCD Charge Pump Bias (VDD for VLCD/V2/V1)




Fig.13-2: The diagram of LCD Bias based on VDD

13.3 LCD R-Bias (VDD for VLCD)




Fig.13-3: The diagram of LCD R-Bias based on VDD

*When choose LCD R-Bias, VLCD is floating. Must connect VDD to VLCD.

14. DIE PAD DIAGRAM

