## NY8B060D

## 6 I／O＋12－ch ADC 8－bit EPROM－Based MCU

## Version 1.1

Aug．31， 2022

[^0]
## Revision History

| Version | Date | Description | Modified Page |
| :---: | :--- | :--- | :---: |
| 1.0 | $2022 / 06 / 30$ | Formal release. |  |
| 1.1 | $2022 / 08 / 31$ | 1. Rename register "TM3RH" to "PWM3RH" <br> 2. Amend chapter 3.1.8, 3.1.9, 3.1.20, 3.3.6, 3.4.2, 3.4.11 | $21,22,26,31,34,38$ |

## Table of Contents

1．概述 ..... 7
1.1 功能 ..... 7
1．2 NY8B060D 與 NY8B062E，NY8B062D 的主要差異 ..... 9
1．General Description ..... 10
1．1 Features ..... 10
1．2 Block Diagram ..... 13
1．3 Pin Assignment ..... 13
1．4 Pin Description ..... 14
2．Memory Organization ..... 15
2．1 Program Memory ..... 15
2．2 Data Memory ..... 16
3．Function Description ..... 19
3．1 R－page Special Function Register ..... 19
3．1．1 INDF（Indirect Addressing Register） ..... 19
3．1．2 TMRO（Timer0 Register） ..... 19
3．1．3 PCL（Low Byte of PC［9：0］） ..... 19
3．1．4 STATUS（Status Register） ..... 20
3．1．5 FSR（Register File Selection Register） ..... 20
3．1．6 PortA（PortA Data Register） ..... 21
3．1．7 PortB（PortB Data Register） ..... 21
3．1．8 PCON（Power Control Register） ..... 21
3．1．9 BWUCON（PortB Wake－up Control Register） ..... 22
3．1．10 PCHBUF（High Byte of PC） ..... 22
3．1．11 ABPLCON（PortA／PortB Pull－Low Resistor Control Register） ..... 22
3．1．12 BPHCON（PortB Pull－High Resistor Control Register） ..... 23
3．1．13 INTE（Interrupt Enable Register） ..... 23
3．1．14 INTF（Interrupt Flag Register） ..... 24
3．1．15 ADMD（ADC mode Register） ..... 24
3．1．16 ADR（ADC clock，ADC interrupt flag and ADC LSB output Register） ..... 25
3．1．17 ADD（ADC output data Register）． ..... 25
3．1．18 ADVREFH（ADC high reference voltage Register） ..... 26
3.1.19 ADCR (Sampling pulse and ADC bit Register) ..... 26
3.1.20 AWUCON (PortA Wake-up Control Register) ..... 26
3.1.21 PACON (ADC analog pin Register) ..... 27
3.1.22 ADJMD (ADC adjustment mode) ..... 27
3.1.23 INTEDG (Interrupt Edge Register) ..... 27
3.1.24 TMRH (Timer High Byte Register) ..... 28
3.1.25 ANAEN (Analog Circuit Enable Register) ..... 28
3.1.26 RFC (RFC Register) ..... 28
3.1.27 PWM3RH (PWM3 High Byte Register) ..... 29
3.2 TOMD Register ..... 29
3.3 F-page Special Function Register ..... 30
3.3.1 IOSTA (PortA I/O Control Register) ..... 30
3.3.2 IOSTB (PortB I/O Control Register) ..... 30
3.3.3 APHCON (PortA Pull-High Resistor Control Register) ..... 31
3.3.4 PSOCV (Prescaler0 Counter Value Register) ..... 31
3.3.5 BODCON (PortB Open-Drain Control Register) ..... 31
3.3.6 CMPCR (Comparator voltage select Control Register) ..... 32
3.3.7 PCON1 (Power Control Register1) ..... 32
3.4 S-page Special Function Register ..... 33
3.4.1 TMR1 (Timer1 Register) ..... 33
3.4.2 T1CR1 (Timer1 Control Register1) ..... 34
3.4.3 T1CR2 (Timer1 Control Register2) ..... 35
3.4.4 PWM1DUTY (PWM1 Duty Register) ..... 35
3.4.5 PS1CV (Prescaler1 Counter Value Register) ..... 36
3.4.6 BZ1CR (Buzzer1 Control Register) ..... 36
3.4.7 IRCR (IR Control Register) ..... 37
3.4.8 TBHP (Table Access High Byte Address Pointer Register) ..... 37
3.4.9 TBHD (Table Access High Byte Data Register) ..... 37
3.4.11 P2CR1 (PWM2 Control Register1) ..... 38
3.4.13 PWM2DUTY (PWM2 Duty Register) ..... 38
3.4.16 OSCCR (Oscillation Control Register) ..... 38
3.4.18 P3CR1 (PWM3 Control Register1) ..... 39
3.4.20 PWM3DUTY (PWM3 Duty Register) ..... 39
3.5 I/O Port ..... 40
3.5.1 Block Diagram of IO Pins ..... 42
3.6 Timer0 ..... 48
3.7 Timer1 / PWM1 / Buzzer1 ..... 49
3.8 PWM2 ..... 51
3.9 PWM3 ..... 52
3.10 RFC Mode ..... 53
3.11 IR Carrier ..... 53
3.12 Low Voltage Detector (LVD) ..... 54
3.13 Voltage Comparator ..... 56
3.13.1 Comparator Reference Voltage (Vref) ..... 56
3.14 Analog-to-Digital Convertor (ADC) ..... 58
3.14.1 ADC reference voltage ..... 59
3.14.2 ADC analog input channel ..... 60
3.14.3 ADC clock (ADCLK), sampling clock (SHCLK) and bit number ..... 60
3.14.4 ADC operation ..... 61
3.15 Watch-Dog Timer (WDT) ..... 62
3.16 Interrupt ..... 62
3.16.1 Timer0 Overflow Interrupt. ..... 63
3.16.5 WDT Timeout Interrupt ..... 63
3.16.6 PA/PB Input Change Interrupt ..... 63
3.16.7 External 1 Interrupt ..... 63
3.16.9 LVD Interrupt ..... 64
3.16.11 ADC end of conversion Interrupt. ..... 64
3.17 Oscillation Configuration ..... 64
3.18 Operating Mode ..... 65
3.18.1 Normal Mode ..... 67
3.18.2 Slow Mode ..... 67
3.18.3 Standby Mode ..... 67
3.18.4 Halt Mode ..... 68
3.18.5 Wake-up Stable Time ..... 68
3.18.6 Summary of Operating Mode ..... 69
3.19 Reset Process ..... 69
4. Instruction Set ..... 71
5. Configuration Words ..... 87
6. Electrical Characteristics ..... 88
6.1 Absolute Maximum Rating ..... 88
6.2 DC Characteristics ..... 88
6.3 OSC Characteristics ..... 90
6.4 Comparator / LVD Characteristics ..... 90
6.5 ADC Characteristics ..... 90
6.6 Characteristic Graph ..... 91
6.6.1 Frequency vs. VDD of I_HRC and I_LRC ..... 91
6.6.2 Frequency vs. Temperature of I_HRC and I_LRC ..... 91
6.6.5 Low Dropout Regulator vs. $V_{D D}$ ..... 92
6.6.6 Low Dropout Regulator vs. Temperature ..... 92
6.6.7 Pull High Resistor vs. VDD ..... 93
6.6.8 Pull High Resistor vs. Temperature ..... 93
6.6.9 VIH/VIL vs. VDD ..... 94
6.6.10 VIH/VIL vs. Temperature ..... 95
6.7 Recommended Operating Voltage ..... 96
6.8 LVR vs. Temperature ..... 96
6.9 LVD vs. Temperature ..... 97
6.10 LDO vs. Temperature ..... 97
7. Die Pad Diagram ..... 98
8. Package Dimension ..... 99
8.1 8-Pin Plastic SOP (150 mil) ..... 99
9. Ordering Information ..... 99

## 1．概述

NY8B060D 是以EPROM作為記憶體的 8 位元微控制器，專為家電或量測等等的l／O應用設計。採用CMOS製程並同時提供客戶低成本，高性能，及高性價比等顯著優勢。NY8B060D 核心建立在RISC精簡指令集架構可以很容易地做編輯和控制，共有 55 條指令。除了少數指令需要 2 個時序，大多數指令都是 1 個時序即能完成，可以讓使用者輕鬆地以程式控制完成不同的應用。因此非常適合各種中低記憶容量但又複雜的應用。

NY8B060D內建高精度五加二通道十二位元類比數位轉換器，與高精度電壓比較器，足以應付各種類比介面的偵測與量測。

在I／O的資源方面，NY8B060D 有 6 根彈性的雙向I／O腳，每個I／O腳都有單獨的暫存器控制為輸入或輸出腳。而且每一個I／O腳位都有附加的程式控制功能如上拉或下拉電阻或開漏極（Open－Drain）輸出。此外針對紅外線搖控的產品方面，NY8B060D內建了可選擇頻率的紅外載波發射口。

NY8B060D 有二組計時器，可用系統頻率當作一般的計時的應用或者從外部訊號觸發來計數。另外NY8B060D 提供 3 組 10 位元解析度的PWM輸出， 1 組蜂鳴器輸出可用來驅動馬達，LED，或蜂鳴器等等。

NY8B060D 採用雙時鐘機制，高速振盪或者低速振盪都由內部RC振盪輸入。在雙時鐘機制下，NY8B060D 可選擇多種工作模式如正常模式（Normal），慢速模式（Slow mode），待機模式（Standby mode）與睡眠模式（Halt mode）可節省電力消耗延長電池壽命。

在省電的模式下如待機模式（Standby mode）與睡眠模式（Halt mode）中，有多種事件可以觸發中斷喚醒NY8B060D進入正常操作模式（Normal）或 慢速模式（Slow mode）來處理突發事件。

## 1.1 功能

－寬廣的工作電壓：
＞ $2.0 \mathrm{~V} \sim 5.5 \mathrm{~V}$＠系統頻率 $\leqq 8 \mathrm{MHz}$ 。
＞ $2.2 \mathrm{~V} \sim 5.5 \mathrm{~V}$＠系統頻率 $>8 \mathrm{MHz}$ 。

- 寬廣的工作温度 ：$-40^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$ 。
- 1 Kx 14 bits EPROM 。
- 64 bytes SRAM 。
- 6 根可分別單獨控制輸入輸出方向的I／O腳（GPIO），PA［5，4，2］，PB［3，2，1］
- PA［5，4，2］及 PB［3，2，1］可選擇輸入時使用內建下拉電阻。
- $\mathrm{PA}[5,4,2]$ 及 $\mathrm{PB}[3,2,1]$ 可選擇輸入時使用上拉電阻。
- PB［3，2，1］可選擇開漏極輸出（Open－Drain）。
- PA［5］可選擇當作輸入或開漏極輸出（Open－Drain）。
- 所有 $1 / O$ 腳輸出可選擇一般灌電流（Normal Sink Current）或大灌電流（Large Sink Current）。
- 8 層程式堆棧（Stack）。
- 存取資料有直接或間接定址模式。
- 一組 8 位元上數計時器（Timer0）包含可程式化的頻率預除線路。
- 一組 10 位元下數計時器（Timer1）可選重複載入或連續下數計時。
- 三個 10 位元脈衝寬度調變（PWM1，2，3）。
- 一個蜂鳴器輸出（BZ1）。
- 38／57KHz紅外線載波頻率可供選擇，同時載波之極性也可以根據數據作選擇。
- 內建準確的低電壓偵測電路（LVD）。
- 內建五加二通道 12 位元類比數位轉換器（Analog to Digital Converter）。
- 內建準確的電壓比較器（Voltage Comparator）。
- 內建上電復位電路（POR）。
- 内建低壓復位功能（LVR）。
- 內建看門狗計時（WDT），可由程式韌體控制開關
- 內建電阻頻率轉換器（RFC）功能．
- 雙時鐘機制，系統可以隨時切換高速振盪或者低速振盪。
＞高速振盪：I＿HRC（1～20MHz內部高速RC振盪）
＞低速振盪：I＿LRC（內部 32 KHz 低速RC振盪）
－四種工作模式可隨系統需求調整電流消耗：正常模式（Normal），慢速模式（Slow mode），待機模式（Standby mode）與 睡眠模式（Halt mode）。
－七種硬體中斷：
＞Timer0 溢位中斷。
＞Timer1 借位中斷。
＞WDT 中斷。
＞PA／PB 輸入狀態改變中斷。
＞一組外部中斷輸入。
＞低電壓偵測中斷。
＞類比數位轉換完成中斷 ${ }^{\circ}$
－NY8B060D在待機模式（Standby mode）下的七種喚醒中斷：
＞Timer0 溢位中斷。
＞Timer1 借位中斷。
＞WDT 中斷。
＞PA／PB 輸入狀態改變中斷。
＞一組外部中斷輸入。
＞低電壓偵測中斷。
＞類比數位轉換完成中斷 ${ }^{\circ}$
－NY8B060D在睡眠模式（Halt mode）下的三種喚醒中斷：
＞WDT 中斷。
＞PA／PB 輸入狀態改變中斷。
＞一組外部中斷輸入。

1．2 NY8B060D 與 NY8B062E，NY8B062D 的主要差異

| Item | Function | NY8B060D | NY8B062E | NY8B062D |
| :---: | :--- | :---: | :---: | :---: |
| 1 | ADC offset Calibration＊ | Yes | Yes | --- |
| 2 | ADC power consumption | 500uA＠5V | $500 \mathrm{uA} @ 5 \mathrm{~V}$ | $3 \mathrm{~mA} @ 5 \mathrm{~V}$ |
| 4 | I／O Input Schmitt Trigger | Enable／Disable | Enable／Disable | --- |
| 5 | Comparator | Share with LVD | Rail－to－Rail | Rail－to－Rail |

[^1]
## 1. General Description

NY8B060D is an EPROM based 8-bit MCU tailored for ADC based applications like home appliances or meter equipment. NY8B060D adopts advanced CMOS technology to provide customers remarkable solution with low cost, high performance. RISC architecture is applied to NY8B060D and it provides 55 instructions. All instructions are executed in single instruction cycle except program branch and skip instructions which will take two instruction cycles. Therefore, NY8B060D is very suitable for those applications that are sophisticated but compact program size is required.

NY8B060D provides $5+2$ channel high-precision 12-bit analog-to-digital converter (ADC), and high-precision Low Dropout Regulator and analog voltage comparator. They are suitable for any analog interface detection and measurement applications.

As NY8B060D address I/O type applications, it can provide 6 I/O pins for applications which require abundant input and output functionality. Moreover, each I/O pin may have additional features, like Pull-High/Pull-Low resistor and open-drain output type through programming. Moreover, NY8B060D has built-in infrared (IR) carrier generator with selectable IR carrier frequency and polarity for applications which demand remote control feature.

NY8B060D also provides 2 sets of timers which can be used as regular timer based on system oscillation or event counter with external trigger clock. Moreover, NY8B060D provides 3 sets of 10-bit resolution Pulse Width Modulation (PWM) output and 1 sets of buzzer output in order to drive motor/LED and buzzer.

NY8B060D employs dual-clock oscillation mechanism, either high oscillation or low oscillation can be derived from internal resistor/capacitor oscillator. Moreover, based on dual-clock mechanism, NY8B060D provides kinds of operation mode like Normal mode, Slow mode, Standby mode and Halt mode in order to save power consumption and lengthen battery operation life. While NY8B060D operates in Standby mode and Halt mode, kinds of event will issue interrupt requests and can wake-up NY8B060D to enter Normal mode and Slow mode in order to process urgent events.

### 1.1 Features

- Wide operating voltage range:
> $2.0 \mathrm{~V} \sim 5.5 \mathrm{~V} @$ system clock $\leqq 8 \mathrm{MHz}$.
> $2.2 \mathrm{~V} \sim 5.5 \mathrm{~V}$ @system clock $>8 \mathrm{MHz}$.
- Wide operating temperature: $-40^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$.
- $1 \mathrm{~K} \times 14$ bits EPROM.
- 64 bytes SRAM.
- 6 general purpose I/O pins (GPIO), PA[5,4,2], PB[3,2,1], with independent direction control.
- $\mathrm{PA}[5,4,2]$ and $\mathrm{PB}[3,2,1]$ have features of Pull-Low resistor for input pin.
- PA[5,4,2] and $\mathrm{PB}[3,2,1]$ have features of Pull-High resistor.
- $\mathrm{PB}[3,2,1]$ have features of Open-Drain output.
- PA[5] have feature of input or open-drain output.
- I/O ports output current mode can be normal sink or large sink.
- 8-level hardware Stack.
- Direct and indirect addressing modes for data access.
- One 8-bit up-count timer (Timer0) with programmable prescaler.
- One 10-bit reload or continuous down-count timers (Timer1).
- Three 10-bit resolution PWM (PWM1, 2, 3) output.
- One buzzer (BZ1) output.
- Selectable $38 / 57 \mathrm{KHz}$ IR carrier frequency and high/low polarity according to data value.
- Built-in high-precision Low-Voltage Detector (LVD).
- Built-in 6+1 channel high-precision 12-bit ADC.
- Built-in high-precision Voltage Comparator.
- Built-in Power-On Reset (POR).
- Built-in Low-Voltage Reset (LVR).
- Built-in Watch-Dog Timer (WDT) enabled/disabled by firmware control.
- Built-in Resistance to Frequency Converter (RFC) function.
- Dual-clock oscillation: System clock can switch between high oscillation and low oscillation.
> High oscillation: I_HRC (Internal High Resistor/Capacitor Oscillator ranging from 1M~20MHz)
> Low oscillation: I_LRC (Internal 32KHz oscillator)
- Four kinds of operation mode to reduce system power consumption:
> Normal mode, Slow mode, Standby mode and Halt mode.
- Seven hardware interrupt events:
> Timer0 overflow interrupt.
> Timer1 underflow interrupt.
> WDT timeout interrupt.
> PA/PB input change interrupt.
> 1 set External interrupt.
> LVD interrupt.
> ADC end-of-convert interrupt.
- Seven interrupt events to wake-up NY8B060D from Standby mode:
> TimerO overflow interrupt.
> Timer1 underflow interrupt.
> WDT timeout interrupt.
> PA/PB input change interrupt.
> 1 set External interrupt.
> LVD interrupt.
> ADC end-of-convert interrupt.
- Three interrupt events to wake-up NY8B060D from Halt mode:
> WDT timeout interrupt.
> PA/PB input change interrupt.
> 1 set External interrupt.


### 1.2 Block Diagram



### 1.3 Pin Assignment

NY8B060D provides one kinds of package type which is SOP8.


Figure 1 Package pin assignment

### 1.4 Pin Description

| Pin Name | 1/0 | Description |
| :---: | :---: | :---: |
| PA2 <br> AIN2 <br> PWM3 SDI | I/O | PA2 is a bidirectional I/O pin, and can be comparator analog input pin. AIN2 is ADC analog input pin. <br> PA2 can be the output of PWM3 <br> PA2 can be programming pad SDI. |
| PA4 AIN4 EX_CKIO SCK | I/O | PA4 is a bidirectional I/O pin. AIN4 is ADC analog input pin. PA4 can be the Timer0/1 clock source EX_CKIO. PA4 can be programming pad SCK. |
| PA5 RSTb Vpp | I/O | PA5 is an input pin or open-drain output pin. <br> PA5 can be the reset pin RSTb. <br> If this pin is more than 7.75 V , IC will enter EPROM programming mode. |
| PB1 <br> AIN6 <br> IR <br> INT1 | I/O | PB1 is a bidirectional I/O pin. <br> AIN6 is ADC analog input pin. <br> If IR mode is enabled, this pin is IR carrier output. <br> PB1 can be the input pin of external interrupt INT1. <br> Moreover it can be ADC external high reference voltage source. |
| PB2 <br> AIN7 <br> PWM2 <br> Finst OUT | I/O | PB2 is a bidirectional I/O pin. AIN7 is ADC analog input pin. PB2 can be the output of PWM2. PB2 also can be output of instruction clock. |
| PB3 <br> AIN8 <br> PWM1/BZ1/CMPO SDO | I/O | PB3 is a bidirectional I/O pin. <br> AIN8 is ADC analog input pin. <br> PB3 can be the output of PWM1, Buzzer1 or comparator. PB3 can be programming pad SDO. |
| VDD | - | Positive power supply. |
| VSS | - | Ground. |

## 2. Memory Organization

NY8B060D memory is divided into two categories: one is program memory and the other is data memory.

### 2.1 Program Memory

The program memory space of NY8B060D is 1 K words. Therefore, the Program Counter (PC) is 10 -bit wide in order to address any location of program memory.

Some locations of program memory are reserved as interrupt entrance. Power-On Reset vector is located at $0 \times 000$. Software interrupt vector is located at $0 \times 001$. Internal and external hardware interrupt vector is located at 0x008.

NY8B060D provides instructions LCALL and LGOTO to address any location of program space.
When a call or interrupt is happening, next ROM address is written to top of the stack, when RET, RETIA or RETIE instruction is executed, the top of stack data is read and load to PC.

NY8B060D program ROM address 0x3FE~0x3FF are reserved space, if user tries to write code in these addresses will get unexpected false functions.

NY8A060D program ROM address $0 \times 00 \mathrm{E} \sim 0 \times 00 \mathrm{~F}$ are preset rolling code can be released and used as normal program space.


Figure 2 Program Memory Address Mapping

### 2.2 Data Memory

According to instructions used to access data memory, the data memory can be divided into three kinds of categories: one is R-page Special-function register (SFR) + General Purpose Register (GPR), another is F-page SFR and the other is S-page SFR. GPR are made of SRAM and user can use them to store variables or intermediate results.

R-page data memory is divided into 4 banks and can be accessed directly or indirectly through a SFR register which is File Select Register (FSR). STATUS [7:6] are used as Bank register BK[1:0] to select one bank out of the 4 banks.

R-page register can be divided into addressing mode: direct addressing mode and indirect addressing mode.

The indirect addressing mode of data memory access is described in the following graph. This indirect addressing mode is implied by accessing register INDF. The bank selection is determined by STATUS[7:6] and the location selection is from FSR[6:0].

Bank 0 Bank 1 Bank 2 Bank 3 status[7:6] to select Bank no.


Figure 3 Indirect Addressing Mode of Data Memory Access
The direct addressing mode of data memory access is described below. The bank selection is determined by STATUS [7:6] and the location selection is from instruction op-code[6:0] immediately.


Figure 4 Direct Addressing Mode of Data Memory Access

R-page SFR can be accessed by general instructions like arithmetic instructions and data movement instructions. The R-page SFR occupies address from $0 \times 0$ to $0 \times 1 \mathrm{~F}$ of Bank 0 . However, the same address range of Bank 1, Bank 2 and Bank 3 are mapped back to Bank 0. In other words, R-page SFR physically existed at Bank 0. The GPR physically occupy address from $0 \times 20$ to $0 \times 7 \mathrm{~F}$ of Bank 0 and $0 \times 20$ to $0 \times 3 \mathrm{~F}$ of Bank

1. Other bank in address from $0 \times 20$ to $0 \times 7 \mathrm{~F}$ are mapped back as the Table 1 shows.

The NY8B060D register name and address mapping of R-page SFR are described in the following table.


Table 1 R-page SFR Address Mapping
F-page SFR can be accessed only by instructions IOST and IOSTR. S-page SFR can be accessed only by instructions SFUN and SFUNR. STATUS[7:6] bank select bits are ignored while F-page and S-page register is accessed. The register name and address mapping of F-page and S-page are depicted in the following table.

| SFR Category <br> Address | F-page SFR | S-page SFR |
| :---: | :---: | :---: |
| $0 \times 0$ | - | TMR1 |
| 0x1 | - | T1CR1 |
| 0x2 | - | T1CR2 |
| 0x3 | - | PWM1DUTY |
| 0x4 | - | PS1CV |
| 0x5 | IOSTA | BZ1CR |
| 0x6 | IOSTB | IRCR |
| 0x7 | - | TBHP |
| 0x8 | - | TBHD |
| $0 \times 9$ | APHCON | - |
| 0xA | PSOCV | P2CR1 |
| $0 \times B$ | - | - |
| $0 \times C$ | BODCON | PWM2DUTY |
| 0xD | - | - |
| 0xE | CMPCR | - |
| 0xF | PCON1 | OSCCR |
| 0X10 | - | - |
| 0X11 | - | P3CR1 |
| $0 \times 12$ | - | - |
| $0 \times 13$ | - | PWM3DUTY |
| 0X14 | - | - |
| $0 \times 15$ | - | - |

Table 2 F-page and S-page SFR Address Mapping

## 3. Function Description

This chapter will describe the detailed operations of NY8B060D.

### 3.1 R-page Special Function Register

### 3.1.1 INDF (Indirect Addressing Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INDF | R | 0x0 | INDF[7:0] |  |  |  |  |  |  |  |
| R/W Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  |  | xxxxxxxx |  |  |  |  |  |  |  |

The register INDF is not physically existed and it is used as indirect addressing mode. Any instruction accessing INDF actually accesses the register pointed by register FSR

### 3.1.2 TMR0 (Timer0 Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMR0 | R | $0 \times 1$ |  |  | TMR0[7:0] |  |  |  |  |  |
| R/W Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  | xxxxxxxx |  |  |  |  |  |  |  |  |

When read the register TMR0, it actually read the current running value of Timer0.
Write the register TMRO will change the current value of Timer0.
Timer0 clock source can be from instruction clock Finst, or from external pin EX_CKIO, or from Low Oscillator Frequency according to TOMD and configuration word setting.

### 3.1.3 PCL (Low Byte of PC[9:0])

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCL | R | 0x2 | PCL[7:0] |  |  |  |  |  |  |  |
| R/W Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  |  | 0x00 |  |  |  |  |  |  |  |

The register PCL is the least significant byte (LSB) of 10 -bit PC. PCL will be increased by one after one instruction is executed except some instructions which will change PC directly. The high byte of PC, i.e. PC[9:8], is not directly accessible. Update of PC[9:8] must be done through register PCHBUF.

For LGOTO instruction, PC[9:0] is from instruction word.
For LCALL instruction, PC[9:0] is from instruction word. Moreover the next PC address, i.e. PC+1, will push onto top of Stack.

### 3.1.4 STATUS (Status Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATUS | $R$ | $0 \times 3$ | BK[1] | BK[0] | - | ITO | IPD | Z | DC | C |
| R/W Property | R/W | R/W | - | R/W $(* 2)$ | R/W $(* 1)$ | R/W | R/W | R/W |  |  |
| Initial Value |  | 0 | 0 | X | 1 | 1 | X | X | X |  |

The register STATUS contains result of arithmetic instructions and reasons to cause reset.
C: Carry/Borrow bit
$\mathrm{C}=1$, carry is occurred for addition instruction or borrow is not occurred for subtraction instruction.
$\mathrm{C}=0$, carry is not occurred for addition instruction or borrow is occurred for subtraction instruction.
DC: Half Carry/half Borrow bit
DC=1, carry from the 4th LSB is occurred for addition instruction or borrow from the 4th LSB is not occurred for subtraction instruction.
$\mathrm{DC}=0$, carry from the 4th LSB is not occurred for addition instruction or borrow from the 4th LSB is occurred for subtraction instruction.

Z: Zero bit
$Z=1$, result of logical operation is zero.
$Z=0$, result of logical operation is not zero.
/PD: Power down flag bit $/ P D=1$, after power-up or after instruction CLRWDT is executed. $/ P D=0$, after instruction SLEEP is executed.
/TO: Time overflow flag bit
/TO=1, after power-up or after instruction CLRWDT or SLEEP is executed.
/TO=0, WDT timeout is occurred.
$\mathrm{BK}[1: 0]$ : Bank register is used to select one specific bank of data memory. $\mathrm{BK}[1: 0]=00 \mathrm{~b}$, Bank 0 is selected. $B K[1: 0]=01 \mathrm{~b}$, Bank 1 is selected. $\mathrm{BK}[1: 0]=10 \mathrm{~b}$, Bank 2 is selected. $\mathrm{BK}[1: 0]=11 \mathrm{~b}$, Bank 3 is selected.
(*1) can be cleared by sleep instruction.
(*2) can be set by clrwdt instruction.

### 3.1.5 FSR (Register File Selection Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSR | R | 0x4 | - | FSR[6:0] |  |  |  |  |  |  |
| R/W Property |  |  | - | R/W |  |  |  |  |  |  |
| Initial Value |  |  | X | X | X | X | X | X | X | X |

FSR[6:0]: Select one register out of 128 registers of specific Bank.

### 3.1.6 PortA (PortA Data Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PortA | R | 0x5 | - | - | PA5 | PA4 | - | PA2 | - | - |
| R/W Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  |  | Data latch value is xxxxxxxx, read value is xxxxxxxx port value(PA[5,4,2]) |  |  |  |  |  |  |  |

While reading PortA, it will get the status of the specific pin if that pin is configured as input pin. However, if that pin is configured as output pin, whether it will get the status of the pin or the value of the corresponding output data latch is depend on the configuration option RD_OPT. While writing to PortA, data is written to PA's output data latch.

### 3.1.7 PortB (PortB Data Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PortB | R | 0x6 | - | - | - | - | PB3 | PB2 | PB1 | - |
| R/W Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  |  | Data latch value is $x$ xxxxxxx, read value is $x x x x x x x x$ port value(PB3~PB1) |  |  |  |  |  |  |  |

While reading PortB, it will get the status of the specific pin if that pin is configured as input pin. However, if that pin is configured as output pin, whether it will get the status of the pin or the value of the corresponding output data latch is depend on the configuration option RD_OPT. While writing to PortB, data is written to PB's output data latch.

### 3.1.8 PCON (Power Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCON | R | 0x8 | WDTEN | /PLPA4 | LVDEN | /PHPA5 | LVREN | - | - | - |
| R/W Property |  |  | R/W |  |  |  |  | - | - | - |
| Initial Value |  |  | 1 | 1 | 0 | 1 | 1 | X | X | X |

LVREN: Enable/disable LVR.
LVREN $=1$, enable LVR.
LVREN=0, disable LVR.
/PHPA5: Disable/enable PA5 Pull-High resistor.
/PHPA5=1, disable PA5 Pull-High resistor.
/PHPA5=0, enable PA5 Pull-High resistor.
LVDEN: Enable/disable LVD.
LVDEN=1, enable LVD.
LVDEN=0, disable LVD.
/PLPA4: Disable/enable PA4 Pull-Low resistor.
/PHPA4=1, disable PA4 Pull-Low resistor.
/PHPA4=0, enable PA4 Pull-Low resistor.

WDTEN: Enable/disable WDT.
WDTEN=1, enable WDT.
WDTEN=0, disable WDT.

### 3.1.9 BWUCON (PortB Wake-up Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BWUCON | R | $0 \times 9$ | - | - | - | - | WUPB3 | WUPB2 | WUPB1 | - |
| R/W Property | - | - | - | - | R/W | R/W | R/W | - |  |  |
| Initial Value |  | $X$ | $\times$ | $X$ | $X$ | 0 | 0 | 0 | $X$ |  |

WUPBx: Enable/disable PBx wake-up function, $1 \leq x \leq 3$.
WUPBx=1, enable PBx wake-up function.
WUPBx=0, disable PBx wake-up function.

### 3.1.10 PCHBUF (High Byte of PC)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCHBUF | R | 0xA | - | - | - | - | - | - | PCHBUF[1:0] |  |
| R/W Property |  | - | - | - | - | - | - | W |  |  |
| Initial Value |  | X | X | X | X | X | X | 00 |  |  |

PCHBUF[1:0]: Buffer of the $9^{\text {th }} \sim 8^{\text {th }}$ bit of PC.

### 3.1.11 ABPLCON (PortA/PortB Pull-Low Resistor Control Register)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ABPLCON | R | 0xB | /PLPB3 | /PLPB2 | /PLPB1 | - | - | /PLPA2 | - | - |
| R/W Property | R/W |  |  |  |  |  |  |  |  |  |
| Initial Value | 1 | 1 | 1 | $X$ | $X$ | 1 | $X$ | $X$ |  |  |

/PLPAx: Disable/enable PA2 Pull-Low resistor.
/PLPAx=1, disable PA2 Pull-Low resistor.
/PLPAx=0, enable PA2 Pull-Low resistor.
/PLPBx: Disable/enable PBx Pull-Low resistor, $1 \leq x \leq 3$.
/PLPBx=1, disable PBx Pull-Low resistor.
/PLPBx=0, enable PBx Pull-Low resistor.

### 3.1.12 BPHCON (PortB Pull-High Resistor Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BPHCON | R | $0 \times C$ | - | - | - | - | /PHPB3 | /PHPB2 | /PHPB1 | - |
| R/W Property |  | - | - | - | - | $R / W$ | R/W | R/W | - |  |
| Initial Value |  | $X$ | $X$ | $X$ | $X$ | 1 | 1 | 1 | $X$ |  |

/PHPBx: Disable/enable PBx Pull-High resistor, $1 \leq x \leq 3$.
/PHPBx=1, disable PBx Pull-High resistor.
/PHPBx=0, enable PBx Pull-High resistor.

### 3.1.13 INTE (Interrupt Enable Register)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTE | R | 0xE | INT1IE | WDTIE | - | LVDIE | T1IE | - | PABIE | TOIE |
| R/W Property |  | R/W | R/W | - | R/W | R/W | - | R/W | R/W |  |
| Initial Value |  | 0 | 0 | $X$ | 0 | 0 | $X$ | 0 | 0 |  |

TOIE: Timer0 overflow interrupt enable bit.
TOIE=1, enable Timer0 overflow interrupt.
TOIE=0, disable Timer0 overflow interrupt.
PABIE: PortA/PortB input change interrupt enable bit.
PABIE=1, enable PortA/PortB input change interrupt.
PABIE=0, disable PortA/PortB input change interrupt.

T1IE: Timer1 underflow interrupt enable bit.
T1IE=1, enable Timer1 underflow interrupt.
T1IE=0, disable Timer1 underflow interrupt.
LVDIE: Low-voltage detector interrupt enable bit.
LVDIE=1, enable low-voltage detector interrupt.
LVDIE=0, disable low-voltage detector interrupt.
WDTIE: WDT timeout interrupt enable bit.
WDTIE=1, enable WDT timeout interrupt.
WDTIE=0, disable WDT timeout interrupt.
INT1IE: External interrupt 1 enable bit.
INT1IE=1, enable external interrupt 1.
INT1IE=0, disable external interrupt 1.

### 3.1.14 INTF (Interrupt Flag Register)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTF | R | 0xF | INT1IF | WDTIF | - | LVDIF | T1IF | - | PABIF | T0IF |
| R/W Property |  | R/W | R/W | - | R/W | R/W | - | R/W | R/W |  |
| Initial Value(note*) |  | 0 | 0 | $X$ | 0 | 0 | X | 0 | 0 |  |

TOIF: Timer0 overflow interrupt flag bit.
TOIF=1, Timer0 overflow interrupt is occurred.
TOIF must be clear by firmware.
PABIF: PortA/PortB input change interrupt flag bit.
PABIF=1, PortA/PortB input change interrupt is occurred.
PABIF must be clear by firmware.
T1IF: Timer1 underflow interrupt flag bit.
T1IF=1, Timer1 underflow interrupt is occurred.
T1IF must be clear by firmware.
LVDIF: Low-voltage detector interrupt flag bit.
LVDIF $=1$, Low-voltage detector interrupt is occurred.
LVDIF must be clear by firmware.
WDTIF: WDT timeout interrupt flag bit.
WDTIF=1, WDT timeout interrupt is occurred.
WDTIF must be clear by firmware.
INT1IF: External interrupt 1 flag bit.
INT1IF=1, external interrupt 1 is occurred.
INT1IF must be clear by firmware.
Note: When corresponding INTE bit is not enabled, the read interrupt flag is 0 .

### 3.1.15 ADMD (ADC mode Register)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADMD | R | 0x10 | ADEN | START | EOC | GCHS | CHS3 | CHS2 | CHS1 | CHS0 |
| R/W Property |  | R/W | W | R | R/W | R/W | R/W | R/W | R/W |  |
| Initial Value |  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |

ADEN: ADC enable bit.
ADEN=1, ADC is enabled.
START: Start an ADC conversion session.
When write 1 to this bit, start to execute ADC converting. This bit is write-only. Read this bit will get 0 .

EOC: ADC status bit, read-only.
$E O C=1$ : ADC is end-of-convert, the ADC data present in ADR and ADD is available.
$E O C=0: A D C$ is in procession.
GCHS: ADC global channel select bit.
GCHS=0 : disable all ADC input channel.
GCHS=1 : enable ADC input channel.
CHS3~0: ADC input channel select bits.

```
0010 = select PA2 pad as ADC input,
0100 = select PA4 pad as ADC input,
0110 = select PB1 pad as ADC input,
0111 = select PB2pad as ADC input,
1000 = select PB3 pad as ADC input,
1011 = select 1/4 VDD as ADC input.
1100 = select GND as ADC input.
```


### 3.1.16 ADR (ADC clock, ADC interrupt flag and ADC LSB output Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADR | R | $0 \times 11$ | ADIF | ADIE | ADCK1 | ADCK0 | AD3 | AD2 | AD1 | AD0 |
| R/W Property |  | R/W | R/W | R/W | $R / W$ | $R$ | $R$ | $R$ | $R$ |  |
| Initial Value |  | 0 | 0 | 0 | 0 | X | X | X | X |  |

ADIF: ADC interrupt flag bit.
ADIF=1, ADC end-of-convert interrupt is occurred.
ADIF must be clear by firmware.
ADIE: ADC end-of-convert interrupt enable bit.
ADIE=1 : enable ADC interrupt.
ADIE=0 : disable ADC interrupt.
ADCK1~0: ADC clock select.

00: ADC clock=Finst/16, 01: ADC clock=Finst/8, 10: ADC clock=Finst/1, 11: ADC clock=Finst/2.
AD3~0: 12-bit low-nibble ADC data buffer.

### 3.1.17 ADD (ADC output data Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | $R$ | $0 \times 12$ | AD11 | AD10 | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 |
| R/W Property |  | $R$ | $R$ | $R$ | $R$ | $R$ | $R$ | $R$ | $R$ |  |
| Initial Value |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

AD11~4: High-byte ADC data buffer.

### 3.1.18 ADVREFH (ADC high reference voltage Register)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADVREFH | R | $0 \times 13$ | EVHENB | - | - | - | - | - | VHS1 | VHS0 |
| R/W Property |  | R/W | - | - | - | - | - | R/W | R/W |  |
| Initial Value |  | 0 | $X$ | $X$ | $X$ | $X$ | $X$ | 1 | 1 |  |

EVHENB: ADC reference high voltage (VREFH) select control bit.
$E V H E N B=0$ : ADC reference high voltage is internal generated, the voltage selected depends on VHS1~0.

Note: EVHENB must be $0 .$.
VHS1~0: ADC internal reference high voltage select bits.
11: VREFH=VDD
10: $\mathrm{VREFH}=4 \mathrm{~V}$
01: VREFH=3V
00: VREFH=2V.

### 3.1.19 ADCR (Sampling pulse and ADC bit Register)

| Name | SFR <br> Type | Addr | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADCR | R | $0 \times 14$ | - | - | - | PBCON3 | SHCK1 | SHCK0 | ADCR1 | ADCR0 |
| R/W Property |  | - | - | - | R/W | R/W | R/W | R/W | R/W |  |
| Initial Value |  | $X$ | $X$ | $X$ | 0 | 1 | 0 | 1 | 0 |  |

SHCK1~0: Sampling pulse width select.
00: 1 ADC clock
01: 2 ADC clock
10: 4 ADC clock
11: 8 ADC clock.

ADCR1~0: ADC conversion bit no. select.
00: 8-bit ADC 01:10-bit ADC 1x: 12-bit ADC.
PBCON3: PB3 analog pin select.
$0=$ PB3 can be analog ADC input or digital I/O pin.
$1=\mathrm{PB} 3$ is pure analog ADC input pin for power-saving.

### 3.1.20 AWUCON (PortA Wake-up Control Register)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AWUCON | R | $0 \times 15$ | - | - | WUPA5 | WUPA4 | - | WUPA2 | - | - |
| R/W Property | - | - | R/W | R/W | - | R/W | - | - |  |  |
| Initial Value | $X$ | $X$ | 0 | 0 | $X$ | 0 | $X$ | $\times$ |  |  |

WUPAx: Enable/disable PAx wake-up function, $x=2,4,5$.
WUPAx=1, enable PAx wake-up function.
WUPAx=0, disable PAx wake-up function.

NY8B060D

### 3.1.21 PACON (ADC analog pin Register)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PACON | $R$ | $0 \times 16$ | PBCON2 | PBCON1 | - | PACON4 | - | PACON2 | - | - |
| R/W Property |  | R/W | R/W | - | $R / W$ | - | R/W | - | - |  |
| Initial Value |  | 0 | 0 | $X$ | 0 | $X$ | 0 | $X$ | $X$ |  |

PACONx: PA analog pin select, $x=2,4$.
$0=P A x$ can be analog ADC input or digital I/O pin.
$1=P A x$ is pure analog ADC input pin for power-saving.
PBCONx: PB analog pin select, $1 \leq x \leq 2$.
$0=P B x$ can be analog ADC input or digital I/O pin.
$1=P B x$ is pure analog ADC input pin for power-saving.

### 3.1.22 ADJMD (ADC adjustment mode)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADJMD | R | $0 \times 17$ | - | - | ADJ_SIGN | ADJ[4] | ADJ[3] | ADJ[2] | ADJ[1] | ADJ[0] |
| R/W Property |  | - | - | $R / W$ | $R / W$ | $R / W$ | $R / W$ | $R / W$ | R/W |  |
| Initial Value |  | $X$ | $X$ | 0 | 0 | 0 | 0 | 0 | 0 |  |

ADJ[x]: adjustment bit select, $0 \leq x \leq 4$.

$$
\begin{aligned}
00000 & =\text { offset } 0 \mathrm{mV} \\
11111 & =\text { offset } 12.5 \mathrm{mV}
\end{aligned}
$$

ADJ_SIGN: adjustment sign bit
$0=$ adc data decrease
$1=$ adc data increase

Note: For application, please refer to NYIDE example code "ADC Interrupt_Auto Calibration".

### 3.1.23 INTEDG (Interrupt Edge Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTEDG | R | $0 \times 18$ | - | - | EIS1 | - | INT1G1 | INT1G0 | - | - |
| R/W Property |  | - | - | R/W | - | R/W | R/W | - | - |  |
| Initial Value |  | $X$ | $X$ | 0 | $X$ | 0 | 1 | $X$ | $X$ |  |

EIS1: External interrupt 1 select bit
EIS1=1, PB1 is external interrupt 1.
EIS1=0, PB1 is GPIO.

INT1G1~0: INT1 edge trigger select bit.
00: reserved
01: rising edge
10: falling edge
11: rising/falling edge.

### 3.1.24 TMRH (Timer High Byte Register)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMRH | R | 0x19 | - | - | TMR19 | TMR18 | PWM2 <br> DUTY9 | PWM2 <br> DUTY8 | PWM1 <br> DUTY9 | PWM1 <br> DUTY8 |
| R/W Property |  | - | - | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Initial Value |  | X | X | X | X | X | X | X | X |  |

TMR19~8: Timer1 MSB 2 bits. Write these 2 bits will overwrite the 10-bit Timer1 load value of bit 9 and 8 . Read these 2 bits will get the Timer1 bit9-8 current value.

PWM2DUTY9~8: PWM2 duty data MSB 2 bits.
PWM1DUTY9~8: PWM1 duty data MSB 2 bits.

### 3.1.25 ANAEN (Analog Circuit Enable Register)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANAEN | R | 0x1A | CMPEN | - | - | - | - | - | - | - |
| RW Property |  | R/W | - | - | - | - | - | - | - |  |
| Initial Value |  | 0 | X | X | X | X | X | X | X |  |

CMPEN: Enable/disable voltage comparator.
CMPEN=1, enable voltage comparator.
CMPEN=0, disable voltage comparator.

### 3.1.26 RFC (RFC Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RFC | R | 0x1B | RFCEN | - | - | - | PSEL[3:0] |  |  |  |
| R/W Property |  | R/W | - | - | - | R/W |  |  |  |  |
| Initial Value |  | 0 | X | X | X | 0000 |  |  |  |  |

RFCEN: Enable/disable RFC function.
RFCEN=1, enable RFC function.
RFCEN=0, disable RFC function.
PSEL[3:0]: Select RFC pad.

| PSEL[3:0] | RFC PAD |
| :---: | :---: |
| 0010 | PA2 |
| 0100 | PA4 |
| 0101 | PA5 |
| 1001 | PB1 |
| 1010 | PB2 |
| 1011 | PB3 |

Table 3 RFC pad select

### 3.1.27 PWM3RH (PWM3 High Byte Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWM3RH | R | 0x1C | - | - |  |  | - | - | PWM3D9 | PWM3D8 |
| R/W Property |  | - | - |  |  | - | - | R/W | R/W |  |
| Initial Value |  | - | - |  |  | - | - | $X$ | $X$ |  |

PWM3DUTY9~8: PWM3 duty data MSB 2 bits.

### 3.2 TOMD Register

TOMD is a readable/writeable register which is only accessed by instruction TOMD / TOMDR.

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOMD | - | - | LCKTM0 | GP6 | TOCS | TOCE | PSOWDT | PSOSEL[2:0] |  |  |
| R/W Property |  |  |  |  |  |  |  |  | RW |  |
| Initial Value(note*) |  | 0 | 0 | 1 | 1 | 1 | 111 |  |  |  |

PS0SEL[2:0]: Prescaler0 dividing rate selection. The rate depends on Prescaler0 is assigned to Timer0 or WDT. When Prescaler0 is assigned to WDT, the dividing rate is dependent on which timeout mechanism is selected.

| PSOSEL[2:0] | Dividing Rate |  |  |
| :---: | :---: | :---: | :---: |
|  | PSOWDT=0 <br> (Timer0) | PSOWDT=1 <br> (WDT Reset) | PSOWDT=1 <br> (WDT Interrupt) |
| 000 | $1: 2$ | $1: 1$ | $1: 2$ |
| 001 | $1: 4$ | $1: 2$ | $1: 4$ |
| 010 | $1: 8$ | $1: 4$ | $1: 8$ |
| 011 | $1: 16$ | $1: 8$ | $1: 16$ |
| 100 | $1: 32$ | $1: 16$ | $1: 32$ |
| 101 | $1: 64$ | $1: 32$ | $1: 64$ |
| 110 | $1: 128$ | $1: 64$ | $1: 128$ |


| PSOSEL[2:0] | Dividing Rate |  |  |
| :---: | :---: | :---: | :---: |
|  | PSOWDT=0 <br> (Timer0) | PSOWDT=1 <br> (WDT Reset) | PSOWDT=1 <br> (WDT Interrupt) |
|  | $1: 256$ | $1: 128$ | $1: 256$ |

Table 4 Prescaler0 Dividing Rate
PSOWDT: Prescaler0 assignment.
PSOWDT=1, Prescaler0 is assigned to WDT.
PSOWDT=0, Prescaler0 is assigned to Timer0.
Note: Always set PSOWDT and PSOSEL[2:0] before enabling watchdog or timer interrupt, or reset or interrupt may be falsely triggered.

TOCE: Timer0 external clock edge selection.
TOCE=1, Timer0 will increase one while high-to-low transition occurs on pin EX_CKIO. TOCE=0, Timer0 will increase one while low-to-high transition occurs on pin EX_CKIO.

Note: TOCE is also applied to Low Oscillator Frequency as Timer0 clock source condition.
TOCS: Timer0 clock source selection.
TOCS=0, Instruction clock Finst is selected.
Note: TOCS must always be 0 .
GP6: General register.
LCKTM0: TOCS=0, Instruction clock Finst is selected as Timer0 clock source.
Note: For more detail descriptions of Timer0 clock source select, please see Timer0 section.

### 3.3 F-page Special Function Register

### 3.3.1 IOSTA (PortA I/O Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOSTA | F | $0 \times 5$ | - | - | IOPA5 | IOPA4 | - | IOPA2 | - | - |
| R/W Property |  | - | - | R/W | R/W | - | R/W | - | - |  |
| Initial Value |  | X | X | 1 | 1 | X | 1 | X | X |  |

IOPAx: PAx I/O mode selection, $x=2,4,5$.
IOPAx=1, PAx is input mode.
IOPAx=0, PAx is output mode.

### 3.3.2 IOSTB (PortB I/O Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOSTB | F | $0 \times 6$ | - | - | - | - | IOPB3 | IOPB2 | IOPB1 | - |


| R/W Property | - | - | - | - | R/W | R/W | R/W | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Initial Value | X | X | X | X | 1 | 1 | 1 | X |

IOPBx: PBx I/O mode selection, $1 \leq x \leq 3$.
IOPBx=1, PBx is input mode.
$I O P B x=0, \mathrm{PBx}$ is output mode.

### 3.3.3 APHCON (PortA Pull-High Resistor Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| APHCON | F | $0 \times 9$ | - | - | IPLPA5 | IPHPA4 | - | /PHPA2 | - | - |  |  |  |  |  |  |  |
| R/W Property |  |  |  |  |  |  |  |  | R/W |  |  |  |  |  |  |  |  |
| Initial Value |  | X | X | 1 | 1 | X | 1 | X | X |  |  |  |  |  |  |  |  |

/PHPAx: Enable/disable Pull-High resistor of PAx, x=2, 4.
/PHPAx=1, disable Pull-High resistor of PAx.
/PHPAx=0, enable Pull-High resistor of PAx.
/PLPA5: Enable/disable Pull-Low resistor of PA5.
/PLPA5=1, disable Pull-Low resistor of PA5.
/PLPA5=0, enable Pull-Low resistor of PA5.

### 3.3.4 PSOCV (Prescaler0 Counter Value Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSOCV | F | 0xA | PSOCV[7:0] |  |  |  |  |  |  |  |
| R/W Property |  |  | R |  |  |  |  |  |  |  |
| Initial Value |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

While reading PSOCV, it will get current value of Prescaler0 counter.

### 3.3.5 BODCON (PortB Open-Drain Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BODCON | F | 0xC | - | - | - | - | ODPB3 | ODPB2 | ODPB1 | - |
| R/W Property |  | - | - | - | - | R/W | R/W | R/W | - |  |
| Initial Value |  | X | X | X | X | 0 | 0 | 0 | X |  |

ODPBx: Enable/disable open-drain of $\mathrm{PBx}, 1 \leq \mathrm{x} \leq 3$.
ODPBx=1, enable open-drain of PBx.
ODPBx=0, disable open-drain of PBx.

### 3.3.6 CMPCR (Comparator voltage select Control Register)

| Name | SFR <br> Type | Addr <br> $\cdot$ | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMPCR | F | $0 \times E$ | - | RBIASH | RBIASL | CMPF_INV | PS1 | PS0 | NS1 | NS0 |
| R/W Property | R |  |  |  |  |  |  |  |  |  |
| Initial Value | $X$ | 0 | 0 | 0 | 1 | 1 | 0 | 0 |  |  |

NS[1:0]: Comparator inverting input select.

| NS[1:0] | Inverting input |
| :---: | :---: |
| 00 | - |
| 01 | - |
| 10 | Bandgap (0.6V) |
| 11 | Vref |

PS[1:0]: Comparator non-inverting input select

| PS[1:0] | Non-inverting input |
| :---: | :---: |
| 00 | - |
| 01 | PA2 |
| 10 | Vref |
| 11 | --- |

CMPF_INV: Comparator output inverse control bit.
CMPF_INV = 1, Inverse comparator output.
CMPF_INV = 0, Non-inverse comparator output.
RBIAS_L, RBIAS_H: Set corresponding voltage reference levels
(please refer to chapter 3.13.1)

### 3.3.7 PCON1 (Power Control Register1)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCON1 | F | 0xF | GIE | LVDOUT | LVDS3 | LVDS2 | LVDS1 | LVDS0 | - | T0EN |
| R/W Property |  | R/W $\left(1^{*}\right)$ | $R$ | R/W | R/W | R/W | R/W | - | R/W |  |
| Initial Value |  | 0 | X | 1 | 1 | 1 | 1 | $X$ | 1 |  |

TOEN: Enable/disable Timer0.
TOEN=1, enable Timer0.
TOEN=0, disable Timer0.
LVDS3~0: Select one of the 16 LVD voltage.

| LVDS[3:0] | Voltage |
| :---: | :---: |
| 0000 | 1.9 V |
| 0001 | 2.0 V |
| 0010 | 2.2 V |
| 0011 | 2.4 V |
| 0100 | 2.6 V |
| 0101 | 2.8 V |
| 0110 | 2.9 V |
| 0111 | 3.0 V |
| 1000 | 3.15 V |
| 1001 | 3.30 V |
| 1010 | 3.45 V |
| 1011 | 3.60 V |
| 1100 | 3.75 V |
| 1101 | 3.90 V |
| 1110 | 4.05 V |
| 1111 | 4.15 V |

Table 7 LVD voltage select
LVDOUT: Low voltage detector output, read-only.
GIE: Global interrupt enable bit.
GIE=1, enable all unmasked interrupts.
$\mathrm{GIE}=0$, disable all interrupts.
(1*) : set by instruction ENI, clear by instruction DISI, read by instruction IOSTR.

### 3.4 S-page Special Function Register

### 3.4.1 TMR1 (Timer1 Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMR1 | S | 0x0 | TMR1[7:0] |  |  |  |  |  |  |  |
| R/W Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  |  | XXXXXXXX |  |  |  |  |  |  |  |

When reading register TMR1, it will obtain current value of 10-bit down-count Timer1 at TMR1[9:0]. When writing register TMR1, it will write data from TMRH[5:4] and Timer1 reload register to TMR1[9:0] current content.

### 3.4.2 T1CR1 (Timer1 Control Register1)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T1CR1 | S | $0 \times 1$ | PWM1OEN | PWM1OAL | - | - | TM1_HRC | T1OS | T1RL | T1EN |
| RW Property |  | R/W | R/W | - | - | R/W | R/W | R/W | R/W |  |
| Initial Value |  | 0 | 0 | X | X | 0 | 0 | 0 | 0 |  |

This register is used to configure Timer1 functionality.
T1EN: Enable/disable Timer1.
T1EN=1, enable Timer1.
T1EN=0, disable Timer1.
T1RL: Configure Timer1 down-count mechanism while Non-Stop mode is selected (T1OS=0).
T1RL=1, initial value is reloaded from reload register TMR1[9:0].
T1RL=0, continuous down-count from 0x3FF when underflow is occurred.
T10S: Configure Timer1 operating mode while underflow is reached.
T1OS $=1$, One-Shot mode. Timer1 will count once from the initial value to $0 \times 00$.
T1OS=0, Non-Stop mode. Timer1 will keep down-count after underflow.

| T10S | T1RL | Timer1 Down-Count Functionality |
| :---: | :---: | :--- |
| 0 | 0 | Timer1 will count from reload value down to $0 \times 00$. <br> When underflow is reached, $0 \times 3 F F$ is reloaded and continues down-count. |
| 0 | 1 | Timer1 will count from reload value down to $0 \times 00$. <br> When underflow is reached, reload value is reloaded and continues to down-count. |
| 1 | x | Timer1 will count from initial value down to $0 \times 00$. <br> When underflow is reached, Timer1 will stop down-count. |

Table 8 Timer1 Functionality

T1_HRC: Timer1 clock source selection.
T1_HRC =1, PWM1,2,3 \& Timer 1 clock source is High Oscillator Clock.
T1_HRC =0, PWM1,2,3 \& Timer 1 clock source selection depends on T1CS register bit.
PWM10AL: Define PWM1 output active state.
PWM1OAL=1, PWM1 output is active low.
PWM1OAL=0, PWM1 output is active high.
PWM10EN: Enable/disable PWM1 output.
PWM1OEN=1, PWM1 output will be present on PB3.
PWM1OEN=0, PB3 is GPIO.

### 3.4.3 T1CR2 (Timer1 Control Register2)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T1CR2 | S | $0 \times 2$ | - | - | T1CS | T1CE | IPS1EN | PS1SEL[2:0] |  |  |
| R/W Property |  | - | - | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Initial Value |  | X | X | 1 | 1 | 1 | 1 | 1 | 1 |  |

This register is used to configure Timer1 functionality.
PS1SEL[2:0]: Prescaler1 dividing rate selection.

| PS1SEL[2:0] | Dividing Rate |
| :---: | :---: |
| 000 | $1: 2$ |
| 001 | $1: 4$ |
| 010 | $1: 8$ |
| 011 | $1: 16$ |
| 100 | $1: 32$ |
| 101 | $1: 64$ |
| 110 | $1: 128$ |
| 111 | $1: 256$ |

Table 9 Prescaler1 Dividing Rate
Note: Always set PS1SEL[2:0] at /PS1EN=1, or interrupt may be falsely triggered.
/PS1EN: Disable/enable Prescaler1. /PS1EN=1, disable Prescaler1. /PS1EN=0, enable Prescaler1.

T1CE: Timer1 external clock edge selection.
T1CE=1, Timer1 will decrease one while high-to-low transition occurs on pin EX_CKIO.
T1CE=0, Timer1 will decrease one while low-to-high transition occurs on pin EX_CKIO.
T1CS: Timer1 clock source selection.
T1CS=1, External clock on pin EX_CKIO is selected.
T1CS=0, Instruction clock is selected.

### 3.4.4 PWM1DUTY (PWM1 Duty Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWM1DUTY | S | 0x3 | PWM1DUTY[7:0] |  |  |  |  |  |  |  |
| R/W Property |  |  | W |  |  |  |  |  |  |  |
| Initial Value |  |  | XXXXXXXX |  |  |  |  |  |  |  |

The reload value of 10-bit Timer1 stored on registers TMRH[5:4] and TMR1[7:0] is used to define the PWM1 frame rate, and registers TMRH[1:0] and PWM1DUTY[7:0] is used to define the duty cycle of PWM1.

### 3.4.5 PS1CV (Prescaler1 Counter Value Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PS1CV | S | $0 \times 4$ | PS1CV[7:0] |  |  |  |  |  |  |  |  |  |
| R/W Property |  |  | R |  |  |  |  |  |  |  |  |  |
| Initial Value |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |  |

While reading PS1CV, it will get current value of Prescaler1 counter.

### 3.4.6 BZ1CR (Buzzer1 Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ1CR | S | $0 \times 5$ | BZ1EN | - | - | - | BZ1FSEL[3:0] |  |  |  |  |
| R/W Property |  | W | - | - | - | W |  |  |  |  |  |
| Initial Value |  | 0 | X | X | X | 1 | 1 | 1 | 1 |  |  |

BZ1FSEL[3:0]:Frequency selection of BZ1 output.

| BZ1FSEL[3:0] | BZ1 Frequency Selection |  |
| :---: | :---: | :---: |
|  | Clock Source | Dividing Rate |
| 0000 | Prescaler1 output | 1:2 |
| 0001 |  | 1:4 |
| 0010 |  | 1:8 |
| 0011 |  | 1:16 |
| 0100 |  | 1:32 |
| 0101 |  | 1:64 |
| 0110 |  | 1:128 |
| 0111 |  | 1:256 |
| 1000 | Timer1 output | Timer1 bit 0 |
| 1001 |  | Timer1 bit 1 |
| 1010 |  | Timer1 bit 2 |
| 1011 |  | Timer1 bit 3 |
| 1100 |  | Timer1 bit 4 |
| 1101 |  | Timer1 bit 5 |
| 1110 |  | Timer1 bit 6 |
| 1111 |  | Timer1 bit 7 |

Table 10 Buzzer1 Output Frequency Selection
BZ1EN: Enable/Disable BZ1 output.
BZ1EN=1, enable Buzzer1.
BZ1EN=0, disable Buzzer1.

### 3.4.7 IRCR (IR Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IRCR | S | $0 \times 6$ | - | - | - | - | - | IRCSEL | IRF57K | IREN |
| R/W Property |  | - | - | - | - | - | W | W | W |  |
| Initial Value |  | X | X | X | X | X | 0 | 0 | 0 |  |

IREN: Enable/Disable IR carrier output.
IREN=1, enable IR carrier output.
IREN=0, disable IR carrier output.
IRF57K: Selection of IR carrier frequency.
IRF57K=1, IR carrier frequency is 57 KHz .
IRF57K=0, IR carrier frequency is 38 KHz .
IRCSEL: Polarity selection of IR carrier.
IRCSEL=0, IR carrier will be generated when I/O pin data is 1 .
IRCSEL=1, IR carrier will be generated when I/O pin data is 0 .

## Note:

1. Only high oscillation ( F HOsc) $^{\text {) (See section 3.17) can be used as IR clock source. }}$
2. Division ratio for different oscillation type.

| OSC. Type | 57 KHz | 38 KHz | Conditions |
| :---: | :---: | :---: | :--- |
| High IRC(4MHz) | 64 | 96 | HIRC mode (the input to IR module is set to 4MHz no matter <br> what system clock is) |

Table 11 Division ratio for different oscillation type

### 3.4.8 TBHP (Table Access High Byte Address Pointer Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TBHP | S | $0 \times 7$ | - | - | - | - | - | - | TBHP1 | TBHP0 |
| R/W Property |  | - | - | - | - | - | - | R/W | R/W |  |
| Initial Value |  | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | X | X | X |  |

When instruction CALLA, GOTOA or TABLEA is executed, the target address is constituted by TBHP[1:0] and ACC. ACC is the Low Byte of $\mathrm{PC}[9: 0]$ and $\operatorname{TBHP}[1: 0]$ is the high byte of $\mathrm{PC}[9: 0]$.

### 3.4.9 TBHD (Table Access High Byte Data Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TBHD | S | $0 \times 8$ | - | - | TBHD5 | TBHD4 | TBHD3 | TBHD2 | TBHD1 | TBHD0 |
| R/W Property |  |  | - | - | $R$ | $R$ | $R$ | $R$ | $R$ | $R$ |


| Initial Value | x | x | x | x | x | x | x | x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

When instruction TABLEA is executed, high byte of content of addressed ROM is loaded into TBHD[5:0] register. The Low Byte of content of addressed ROM is loaded to ACC.

### 3.4.11 P2CR1 (PWM2 Control Register1)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P2CR1 | S | 0xA | PWM2OEN | PWM2OAL | - | - | - | - | - | - |
| R/W Property |  | R/W | R/W | - | - | - | - | - | - |  |
| Initial Value |  | 0 | 0 | X | X | X | X | X | X |  |

PWM2OAL: Define PWM2 output active state.
PWM2OAL=1, PWM2 output is active low.
PWM2OAL=0, PWM2 output is active high.
PWM2OEN: Enable/disable PWM2 output.
PWM2OEN=1, PWM2 output will be present on PB2.
PWM2OEN=0, PB2 is GPIO.

### 3.4.13 PWM2DUTY (PWM2 Duty Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWM2DUTY | S | 0xC | PWM2DUTY[7:0] |  |  |  |  |  |  |  |
| R/W Property |  |  | W |  |  |  |  |  |  |  |
| Initial Value |  |  | XXXXXXXX |  |  |  |  |  |  |  |

The reload value of 10-bit Timer1 stored on registers TMRH[5:4] and TMR1[7:0] is used to define the PWM2 frame rate, and registers TMRH[3:2] and PWM2DUTY[7:0] is used to define the duty cycle of PWM2.

### 3.4.16 OSCCR (Oscillation Control Register)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OSCCR | S | 0xF | - | CMPOE | - | - | OPMD[1:0] | STPHOSC | SELHOSC |  |
| R/W Property |  | - | R/W | - | - | R/W | R/W | R/W |  |  |
| Initial Value |  | $X$ | 0 | $X$ | $X$ | 00 | 0 | 1 |  |  |

SELHOSC: Selection of system oscillation (Fosc).
SELHOSC=1, Fosc is high-frequency oscillation (Fноsc).
SELHOSC=0, Fosc is low-frequency oscillation (FLosc).
STPHOSC: Disable/enable high-frequency oscillation (Fноsc).
STPHOSC=1, Fhosc will stop oscillation and be disabled.
STPHOSC=0, Fhosc keep oscillation.

OPMD[1:0]: Selection of operating mode.

| OPMD[1:0] | Operating Mode |
| :---: | :---: |
| 00 | Normal mode |
| 01 | Halt mode |
| 10 | Standby mode |
| 11 | reserved |

Table 15 Selection of Operating Mode by OPMD[1:0]
CMPOE: Disable/enable comparator output to pad PB3.
CMPOE=1, enable comparator output to pad PB3.
CMPOE=0, disable comparator output to pad PB3.
Note: Comparator output to pad PB3 has higher priority than pwm1/buzzer1 output.

### 3.4.18 P3CR1 (PWM3 Control Register1)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P3CR1 | S | 0x11 | PWM3OEN | PWM3OAL | - | - | - | - | - | - |
| R/W Property |  | R/W | R/W | - | - | - | - | - | - |  |
| Initial Value |  | 0 | 0 | X | X | X | X | X | X |  |

PWM3OAL: Define PWM3 output active state.
PWM3OAL=1, PWM3 output is active low.
PWM3OAL=0, PWM3 output is active high.

PWM3OEN: Enable/disable PWM3 output.
PWM3OEN=1, PWM3 output will be present on PA2.
PWM3OEN $=0, \mathrm{PA} 2$ is GPIO.

### 3.4.20 PWM3DUTY (PWM3 Duty Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWM3DUTY | S | 0x13 | PWM3DUTY[7:0] |  |  |  |  |  |  |  |
| R/W Property |  |  | W |  |  |  |  |  |  |  |
| Initial Value |  |  | XXXXXXXX |  |  |  |  |  |  |  |

The reload value of 10-bit Timer1 stored on registers TMRH[5:4] and TMR1[7:0] is used to define the PWM3 frame rate, and registers PWM3RH[1:0] and PWM3DUTY[7:0] is used to define the duty cycle of PWM3.

### 3.5 I/O Port

NY8B060D provides 6 I/O pins which are PA[5,4,2] and PB[3:1]. User can read/write these I/O pins through registers PORTA and PORTB respectively. Each I/O pin has a corresponding register bit to define it is input pin or output pin. Register IOSTA[5,4,2] define the input/output direction of PA[PA[5,4,2]. Register IOSTB[3:1] define the input/output direction of $\mathrm{PB}[3: 1]$.

When an I/O pin is configured as input pin, it may have Pull-High resistor or Pull-Low resistor which is enabled or disabled through registers. Register APHCON[4,2] and PCON[4] are used to enable or disable Pull-High resistor of PA[5,4,2]. Register APHCON[5], PCON[6] and ABPLCON[2] are used to enable or disable Pull-Low resistor of PA[5,4,2]. Register BPHCON[3:1] are used to enable or disable Pull-High resistor of PB[3:1]. Register ABPLCON[7:5] are used to enable or disable Pull-Low resistor of $\mathrm{PB}[3: 1]$.

When an PortB I/O pin is configured as output pin, there is a corresponding and individual register to select as Open-Drain output pin. Register BODCON[3:1] determine PB[3:1] is Open-Drain or not.

The summary of Pad I/O feature is listed in the table below.

| Feature |  | PA[4,2] | PA[5] | PB[3:1] |
| :---: | :---: | :---: | :---: | :---: |
| Input | Pull-High Resistor | V | V | V |
|  | Pull-Low Resistor | V | V | V |
|  | Open-Drain | X | V | V |

Table 19 Summary of Pad I/O Feature

The level change on each I/O pin of PA and PB may generate interrupt request. Register AWUCON $[5,4,2]$ and BWUCON[3:1] will select which I/O pin of PA and PB may generate this interrupt. As long as any pin of PA and PB is selected by corresponding bit of AWUCON and BWUCON, the register bit PABIF (INTF[1]) will set to 1 if there is a level change occurred on any selected pin. An interrupt request will occur and interrupt service routine will be executed if register bit PABIE (INTE[1]) and GIE (PCON1[7]) are both set to 1.

There is two external interrupt provided by NY8B060D. When register bit EIS0 (INTEDG[4]) is set to 1, PB0 is used as input pin for external interrupt 0 . When register bit EIS1 (INTEDG[5]) is set to 1 , PB1 is used as input pin for external interrupt 1.

Note: When PB1 is set as level change operation and external interrupt, the external interrupt will have higher priority, and the PB1 level change operation will be disabled. But PB3~PB2 level change function are not affected.

NY8B060D provides IR carrier generation output. When IREN=1, the IR carrier output will be present on PB1 pad. When IREN=0, the IR carrier will not be generated.

PA5 can be used as external reset input determined by a configuration word. When an active-low signal is applied to PA5, it will cause NY8B060D to enter reset process.

Moreover, PA4 can be timer 0 external clock source EX_CKIO if TOMD TOCS=1 and LCK_TM0=0. PA4 can be timer 1 external clock source EX_CKI0 if T1CS=1.

Moreover, PB3 can be comparator output if CMPOE=1. PB3 can be PWM1 output If T1CR1[7] PWM1OEN=1. PB3 can be Buzzer1 output if BZ1CR[7] BZ1EN=1. The output priority of PB3 is comparator output > PWM1 output > Buzzer1 output.

PB2 can be PWM2 output If T2CR1[7] PWM2OEN=1.
When configured as output, the sink current of each pin can be normal ( 19 mA for $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ ), large ( 28 mA for $\mathrm{V}_{\mathrm{DD}}$ $=3 \mathrm{~V}$ ) according to configuration words. Check the following table for sink current mode setting:

| Configuration Word | Normal Sink | Large Sink |
| :---: | :---: | :---: |
| PXcurrent | 0 | 1 |
| PXcsc | 0 | 0 |

Table 20 Sink current mode setting ( $\mathrm{X}=\mathrm{A}, \mathrm{B}$ )

### 3.5.1 Block Diagram of IO Pins

IO_SEL: set pad attribute as input or output
WRITE_EN: write data to pad.
READ_EN: read pad.
PULLUP_ENB: enable Pull-High.
PULLDOWN_EN: enable Pull-Low.
VPEN: enable pad to comparator non-inverting input.
VNEN: enable pad to comparator inverting input.
CMPVP, CMPVN: comparator non-inverting and inverting input.
RD_TYPE: select read pin or read latch.


Figure 5 Block Diagram of PA2

IO_SEL: set pad attribute as input or output.
WRITE_EN: write data to pad.
READ_EN: read pad.
PULLUP_ENB: enable Pull-High resister.
PULLDOWN_EN: enable Pull-Low resister.
RD_TYPE: select read pin or read latch.
EX_CKIO: external clock for Timer0, 1.


Figure 7 Block Diagram of PA4

RSTPAD_EN: enable PA5 as reset pin.
RSTB_IN: reset signal input.
IO_SEL: set pad attribute as input or output.
WRITE_EN: write data to pad.
READ_EN: read pad.
PULLUP_ENB: enable Pull-High.
PULLDOWN_EN: enable Pull-Low.
RD_TYPE: select read pin or read latch.


Figure 8 Block Diagram of PA5

IO_SEL: set pad attribute as input or output.
WRITE_EN: write data to pad.
READ_EN: read pad.
OD_EN: enable open-Drain.
PULLUP_ENB: enable Pull-High.
PULLDOWN_EN: enable Pull-Low.
RD_TYPE: select read pin or read latch.
EIS1: external interrupt function enable.
INTEDG[3:2]: external interrupt edge select.
EX_INT1: external interrupt signal.
WUB: port B wake-up enable.
SET_PBIF: port B wake-up flag.


Figure 11 Block Diagram of PB1

IO_SEL: set pad attribute as input or output.
WRITE_EN: write data to pad.
READ_EN: read pad.
OD_EN: enable open-Drain.
PULLUP_ENB: enable Pull-High.
PULLDOWN_EN: enable Pull-Low.
RD_TYPE: select read pin or read latch.
WUB: port B wake-up enable.
SET_PBIF: port B wake-up flag.


Figure 12 Block Diagram of PB2

IO_SEL: set pad attribute as input or output.
WRITE_EN: write data to pad.
READ_EN: read pad.
OD_EN: enable open-Drain.
PULLUP_ENB: enable Pull-High.
PULLDOWN_EN: enable Pull-Low.
RD_TYPE: select read pin or read latch.
WUB: port B wake-up enable.
SET_PBIF: port B wake-up flag.


Figure 13 Block Diagram of PB3

### 3.6 Timer0

Timer0 is an 8-bit up-count timer and its operation is enabled by register bit TOEN (PCON1[0]). Writing to Timer0 will set its initial value. Reading from Timer0 will show its current count value.

The clock source to Timer0 can be from instruction clock or low speed clock Low Oscillator Frequency according to register bit TOCS and LCK_TMO (TOMD[5] and TOMD[7]). When TOCS is 0 , instruction clock is selected as Timer0 clock source. When TOCS is 1 and LCK_TMO is 1 (and Timer0 source must set to 1), Low Oscillator Frequency output is selected. Summarized table is shown below. (Also check Figure 15)

| Timer0 clock source | TOCS | LCKTM0 | Timer0 source | Low Oscillator Frequency |
| :---: | :---: | :---: | :---: | :---: |
| Instruction clock | 0 | X | X | X |
| EX_CKI0 | 1 | 0 | X | X |
|  |  | X | 0 |  |
| I_LRC | 1 | 1 | 1 | 0 |

Table 21 Summary of Timer0 clock source control
When using Low Oscillator Frequency as Timer0 clock source, it is suggested to use prescaler0 (see below descriptions) and the ratio set to more than 4 , or missing count may happen.

Before Timer0 clock source is supplied to Timer0, it can be divided by Prescaler0 if register bit PSOWDT (TOMD[3]) is clear to 0 . When writing 0 to PSOWDT by instruction, Prescaler0 is assigned to Timer0 and Prescaler0 will be clear after this instruction is executed. The dividing rate of Prescaler0 is determined by register bits PSOSEL[2:0] which is from 1:2 to 1:256.

When Timer0 is overflow, the register bit TOIF (INTF[0]) will be set to 1 to indicate Timer0 overflow event is occurred. If register bit TOIE (INTE[0]) and GIE are both set to 1 , interrupt request will occur and interrupt service routine will be executed. TOIF will not be clear until firmware writes 0 to TOIF.

The block diagram of Timer0 and WDT is shown in the figure below.


Figure 15 Block Diagram of Timer0 and WDT

### 3.7 Timer1 / PWM1 / Buzzer1

Timer1 is an 10-bit down-count timer with Prescaler1 whose dividing rate is programmable. The output of Timer1 can be used to generate PWM1 output and Buzzer1 output. Timer1 builds in auto-reload function and Timer1 reload register stores reload data with double buffers. When user write Timer1 reload register, write Timer1 MSB 2 bits(TMRH[5:4]) first and write TMR1 second, Timer1 reload register will be updated to Timer1 counter after Timer1 overflow occurs when T1EN=1. If T1EN=0, Timer1 reload register will be updated to Timer1 counter after write TMR1 immediately. A read to the Timer1 will show the content of the Timer1 current count value.

The block diagram of Timer1 is shown in the figure below.


Figure 16 Block Diagram of Timer1
The operation of Timer1 can be enabled or disabled by register bit T1EN (T1CR1[0]). After Timer1 is enabled, its clock source can be instruction clock or pin EX_CKIO which is determined by register bit T1CS (T1CR2[5]). When T1CS is 1 , EX_CKIO is selected as clock source. When T1CS is 0 , instruction clock is selected as clock source. When EX_CKIO is selected, the active edge to decrease Timer1 is determined by register bit T1CE (T1CR2[4]). When T1CE is 1, high-to-low transition on EX_CKIO will decrease Timer1. When T1CE is 0, low-to-high transition on EX_CKIO will decrease Timer1. The selected clock source can be divided further by Prescaler1 before it is applied to Timer1. Prescaler1 is enabled by writing 0 to register bit /PS1EN (T1CR2[3]) and the dividing rate is from 1:2 to 1:256 determined by register bits PS1SEL[2:0] (T1CR2[2:0]). Current value of Prescaler1 can be obtained by reading register PS1CV.

Timer1 provides two kinds of operating mode: one is One-Shot mode and the other is Non-Stop mode. When register bit T1OS (T1CR1[2]) is 1, One-Shot mode is selected. Timer1 will count down once from initial value stored on register TMR1[9:0] to 0x00, i.e. underflow is occurred. When register bit T1OS (T1CR1[2]) is 0, Non-Stop mode is selected. When underflow is occurred, there are two selections to start next down-count which is determined by register bit T1RL (T1CR1[1]). When T1RL is 1, the initial value stored on register TMR1[9:0] will be restored and start next down-count from this initial value. When T1RL is 0 , Timer1 will start next down-count from 0x3FF.

When Timer1 is underflow, the register bit T1IF (INTF[3]) will be set to 1 to indicate Timer1 underflow event is occurred. If register bit T1IE (INTE[3]) and GIE are both set to 1 , interrupt request will occur and interrupt service routine will be executed. T1IF will not be clear until firmware writes 0 to T1IF.

The timing chart of Timer1 is shown in the following figure.


Figure 17 Timer1 Timing Chart
The PWM1 output can be available on I/O pin PB3 when register bit PWM1OEN (T1CR1[7]) is set to 1. Moreover, PB3 will become output pin automatically. The active state of PWM1 output is determined by register bit PWM1OAL (T1CR1[6]). When PWM1OAL is 1, PWM1 output is active low. When PWM1OAL is 0, PWM1 output is active high. Moreover, the duty cycle and frame rate of PWM1 are both programmable. The duty cycle is determined by registers TMRH[1:0] and PWM1DUTY[7:0]. When PWM1DUTY is $0, \mathrm{PWM} 1$ output will be never active. When PWM1DUTY is 0x3FF, PWM1 output will be active for 1023 Timer1 input clocks. The frame rate is determined by TMRH[5:4] + TMR1[7:0] initial value. Therefore, PWM1DUTY value must be less than or equal to TMRH[5:4] + TMR1[7:0]. When user write PWM1DUTY, write PWM1DUTY[9:8] MSB 2 bits(TMRH[1:0]) first and write PWM1DUTY[7:0] second, PWM1 duty register will be updated after Timer1 overflow occurs. The block diagram of PWM1 is illustrated in the following figure.


Figure 18 PWM1 Block Diagram

The Buzzer1 output (BZ1) can be available on I/O pin PB3 when register bit BZ1EN (BZ1CR1[7]) is set to 1. Moreover, PB3 will become output pin automatically. The frequency of BZ1 can be derived from Timer1 output or Prescaler1 output and dividing rate is determined by register bits BZ1FSEL[3:0] (BZ1CR[3:0]). When BZ1FSEL[3] is 0, Prescaler1 output is selected to generate BZ1 output. When BZ1FSEL[3] is 1, Timer1 output is selected to generate BZ1 output. The dividing rate can be from 1:2 to 1:256 in order to generate all kinds of frequency. The block diagram of Buzzer1 is illustrated in the following figure.


Figure 19 Buzzer1 Block Diagram
Note: When PWM1 and Buzzer1 are both enabled, PWM1 will have the higher priority for PB3 output.

### 3.8 PWM2

The PWM2 output can be available on I/O pin PB2 when register bit PWM2OEN (P2CR1[7]) is set to 1. Moreover, PB2 will become output pin automatically. The active state of PWM2 output is determined by register bit PWM2OAL (T2CR1[6]). When PWM2OAL is 1, PWM2 output is active low. When PWM2OAL is 0, PWM2 output is active high. Moreover, the duty cycle and frame rate of PWM2 are both programmable. The duty cycle is determined by register TMRH[3:2],PWM2DUTY[7:0]. When PWM2DUTY is 0, PWM2 output will be never active. When PWM2DUTY is 0x3FF, PWM2 output will be active for 1023 Timer1 input clocks. The frame rate is determined by TMRH[5:4] +TMR1[7:0] initial value. Therefore, PWM2DUTY value must be less than or equal to TMRH[5:4] + TMR1[7:0]. When user write PWM2DUTY, write PWM2DUTY[9:8] MSB 2 bits(TMRH[3:2]) first and write PWM2DUTY[7:0] second, PWM2 duty register will be updated after Timer1 overflow occurs. The block diagram of PWM2 is illustrated in the following figure.


Figure 22 PWM2 Block Diagram

### 3.9 PWM3

The PWM3 output can be available on I/O pin PA2 when register bit PWM3OEN (P3CR1[7]) is set to 1 .
Moreover, PA2 will become output pin automatically. The active state of PWM3 output is determined by register bit PWM3OAL (T3CR1[6]). When PWM3OAL is 1, PWM3 output is active low. When PWM3OAL is 0, PWM3 output is active high. Moreover, the duty cycle and frame rate of PWM3 are both programmable. The duty cycle is determined by register PWM3RH[1:0],PWM3DUTY[7:0]. When PWM3DUTY is 0, PWM3 output will be never active. When PWM3DUTY is 0x3FF, PWM3 output will be active for 1023 Timer1 input clocks. The frame rate is determined by TMRH[5:4] + TMR1[7:0] initial value. Therefore, PWM3DUTY value must be less than or equal to TMRH[5:4] + TMR1[7:0]. When user write PWM3DUTY, write PWM3DUTY[9:8] MSB 2 bits(PWM3RH[1:0]) first and write PWM3DUTY[7:0] second, PWM3 duty register will be updated after Timer1 overflow occurs. The block diagram of PWM3 is illustrated in the following figure.


Figure 26 PWM3 Block Diagram

### 3.10 RFC Mode

NY8B060D has built-in RFC mode. Once RFC mode is enabled, the selected input pad state will take control of the Timer1 counting. When the selected input pad is recognized as 0 state (The input pad voltage is smaller than $\mathrm{V}_{\mathrm{IL}}$ ), Timer1 keeps counting. When this selected pad is recognized as 1 (The input pad voltage is larger than $\mathrm{V}_{\mathrm{IH}}$ ), Timer1 stops counting. The following figure shows how RFC mode operates: PSEL3~0 is used to select one RFC input pad out of 6 NY8B060D pads. RFCEN is used to switch the Timer1 enable signal between the normal enable signal T1EN and RFC selected input state.

One application of RFC mode is to measure the capacitor-resistor charging time, As the figure shows, when PSEL3~0=0x02, PA2 is selected as RFC input pad. At first the PA2 is set as output low (the voltage of PA2 is discharged to 0). Next step, clear Timer1 content, set PA2 as input and enable RFC mode. Then Timer1 will start counting, and the RC circuit will start charging PA2. As PA2 is charged to the $\mathrm{V}_{\mathrm{IH}}$ voltage, the Timer1 counting is stopped because PA2 input is high. The Timer1 content will show the RC circuit charging time. (Note: Timer1 is down-count.)


Figure 28 RFC Block Diagram

### 3.11 IR Carrier

The IR carrier will be generated after register bit IREN (IRCR[0]) is set to 1. Moreover, PB1 will become output pin automatically. When IREN is clear to 0 , PB1 will become general I/O pin as it was configured.

The IR carrier frequency is selectable by register bit IRF57K (IRCR[1]). When IRF57K is 1, IR carrier frequency is 57 KHz . When IRF57K is 0 , IR carrier frequency is 38 KHz . Because IR carrier frequency is derived from high frequency system oscillation $\mathrm{F}_{\text {Hosc }}$, it is necessary to specify what frequency is used as system oscillation when external crystal is used. When internal high frequency oscillation is adopted, this register will be ignored, and it will provide 4 MHz clock to IR module.

The active state (polarity) of IR carrier is selectable according to PB1 output data. When register bit IRCSEL (IRCR[2]) is 1, IR carrier will be present on pin PB1 when its output data is 0 . When register bit IRCSEL
(IRCR[2]) is 0 , IR carrier will be present on pin PB1 when its output data is 1 . The polarity of IR carrier is shown in the following figure.


Figure 29 Polarity of IR Carrier vs. Output Data

### 3.12 Low Voltage Detector (LVD)

NY8B060D low voltage detector (LVD) built-in precise band-gap reference for accurately detecting VDD level. If LVDEN (register PCON[5]) $=1$ and $V_{D D}$ voltage value falls below LVD voltage which is selected by LVDS[3:0] as table shown below, the LVD output will become low. If the LVD interrupt is enabled, the LVD interrupt flag will be high and if $\mathrm{GIE}=1$ it will force the program to execute interrupt service routine. Moreover, LVD real-state output can be polled by register PCON1[6]. The following is LVD block diagram:


Figure 19 LVD block diagram
The following table is LVD voltage select table.

| LVDS[3:0] | Voltage |
| :---: | :---: |
| 0000 | 1.9 V |
| 0001 | 2.0 V |
| 0010 | 2.2 V |
| 0011 | 2.4 V |
| 0100 | 2.6 V |
| 0101 | 2.8 V |
| 0110 | 2.9 V |
| 0111 | 3.0 V |
| 1000 | 3.15 V |


| LVDS[3:0] | Voltage |
| :---: | :---: |
| 1001 | 3.30 V |
| 1010 | 3.45 V |
| 1011 | 3.60 V |
| 1100 | 3.75 V |
| 1101 | 3.90 V |
| 1110 | 4.05 V |
| 1111 | 4.15 V |

Table 12 LVD voltage select

Note:
The hysteresis voltage (from low to high) of LVD is about 0.1 V .
In battery charging applications (detected voltage is from low to high),
the LVD voltage select table should be as followed:

| LVDS[3:0] | Voltage |
| :---: | :---: |
| 0000 | -- |
| 0001 | -- |
| 0010 | $(2.2+0.1) \mathrm{V}$ |
| 0011 | $(2.4+0.1) \mathrm{V}$ |
| 0100 | $(2.6+0.1) \mathrm{V}$ |
| 0101 | $(2.8+0.1) \mathrm{V}$ |
| 0110 | $(2.9+0.1) \mathrm{V}$ |
| 0111 | $(3.0+0.1) \mathrm{V}$ |
| 1000 | $(3.15+0.1) \mathrm{V}$ |
| 1001 | $(3.30+0.1) \mathrm{V}$ |
| 1010 | $(3.45+0.1) \mathrm{V}$ |
| 1011 | $(3.60+0.1) \mathrm{V}$ |
| 1100 | $(3.75+0.1) \mathrm{V}$ |
| 1101 | $(3.90+0.1) \mathrm{V}$ |
| 1110 | $(4.05+0.1) \mathrm{V}$ |
| 1111 | $(4.15+0.1) \mathrm{V}$ |

The LVD control flow is as the following:
Step1: $\quad$ Select LVD voltage by LVDS[3:0]
Step2: Set CMPCR $=0 \times 0 A$
Step3: Set PCON[5]=1 (enable LVD)
Step4: Check LVD status by PCON1[6]
Note: If LVD voltage LVDS[3:0] is changed, user must wait at least 50us(@Fноsc=1MHz) to get correct LVD status by PCON1[6]

### 3.13 Voltage Comparator

NY8B060D provides voltage comparator and internal reference voltage with various analog comparing mode. The comparator non-inverting and inverting input can share with GPIO.

CMPEN (register PCON[2]) is used to enable and disable comparator. When CMPEN=0(default), comparator is disabled. When CMPEN $=1$, the comparator is enabled. In halt mode the comparator is disabled automatically.

The structure of comparator is shown in the following figure:


Figure 20 Comparator block diagram

### 3.13.1 Comparator Reference Voltage (Vref)

The internal reference voltage Vref is built by series resistance to provide different level of reference voltage. RBIAS_H and RBIAS_L are used to select the maximum and minimum values of Vref, and LVDS[3:0] are used to select one of 16 voltage levels.


Figure 21 Vref hardware connection
The Vref is determined by RBIAS_H, RBIAS_L and LVDS[3:0]. The LVDS[3:0] is used to select one out of 16 reference voltages, the table shown below.

| LVDS[3:0] | RBIAS_H=1 <br> RBIAS_L=0 | RBIAS_H=0 <br> RBIAS_L=1 |
| :---: | :---: | :---: |
| 0000 | $67 / 128 \mathrm{~V}_{\mathrm{DD}}$ | $34 / 128 \mathrm{~V}_{\mathrm{DD}}$ |
| 0001 | $64 / 128 \mathrm{~V}_{\mathrm{DD}}$ | $32 / 128 \mathrm{~V}_{\mathrm{DD}}$ |
| 0010 | $59 / 128 \mathrm{VDD}_{\mathrm{D}}$ | $28 / 128 \mathrm{~V}_{\mathrm{DD}}$ |
| 0011 | $54 / 128 \mathrm{~V}_{\mathrm{DD}}$ | $25 / 128 \mathrm{~V}_{\mathrm{DD}}$ |
| 0100 | $50 / 128 \mathrm{~V}_{\mathrm{DD}}$ | $22 / 128 \mathrm{~V}_{\mathrm{DD}}$ |
| 0101 | $47 / 128 \mathrm{~V}_{\mathrm{DD}}$ | $20 / 128 \mathrm{~V}_{\mathrm{DD}}$ |
| 0110 | $45 / 128 \mathrm{~V}_{\mathrm{DD}}$ | $19 / 128 \mathrm{~V}_{\mathrm{DD}}$ |
| 0111 | $44 / 128 \mathrm{~V}_{\mathrm{DD}}$ | $17 / 128 \mathrm{~V}_{\mathrm{DD}}$ |
| 1000 | $42 / 128 \mathrm{~V}_{\mathrm{DD}}$ | $16 / 128 \mathrm{~V}_{\mathrm{DD}}$ |
| 1001 | $40 / 128 \mathrm{~V}_{\mathrm{DD}}$ | $15 / 128 \mathrm{~V}_{\mathrm{DD}}$ |
| 1010 | $38 / 128 \mathrm{~V}_{\mathrm{DD}}$ | $14 / 128 \mathrm{~V}_{\mathrm{DD}}$ |
| 1011 | $37 / 128 \mathrm{~V}_{\mathrm{DD}}$ | $13 / 128 \mathrm{~V}_{\mathrm{DD}}$ |
| 1100 | $35 / 128 \mathrm{~V}_{\mathrm{DD}}$ | $12 / 128 \mathrm{~V}_{\mathrm{DD}}$ |
| 1101 | $34 / 128 \mathrm{~V}_{\mathrm{DD}}$ | $11 / 128 \mathrm{~V}_{\mathrm{DD}}$ |
| 1110 | $33 / 128 \mathrm{~V}_{\mathrm{DD}}$ | $10 / 128 \mathrm{~V}_{\mathrm{DD}}$ |
| 1111 | $32 / 128 \mathrm{~V}_{\mathrm{DD}}$ | $10 / 128 \mathrm{~V}_{\mathrm{DD}}$ |

Table 13 The reference voltage Vref selection table
Note: The deviation of Vref is $\pm 0.1 \mathrm{~V}$.
The non-inverting input of the comparator is determined by PS[1:0] (register CMPCR[3:2]).
The table is shown below

| PS[1:0] | Non-inverting input |
| :---: | :---: |
| 00 | -- |
| 01 | PA2 |
| 10 | Vref |
| 11 | --- |

Table 14 Non-inverting input select
The inverting input of the comparator is determined by NS[1:0] (register CMPCR[1:0]).
The table is shown below

| NS[1:0] | Inverting input |
| :---: | :---: |
| 00 | -- |
| 01 | -- |
| 10 | Bandgap (0.65V) |
| 11 | Vref |

Table 15 Inverting input select
There are two ways to get the comparator output result: one is through register polling, the other is through probing output pad.

Comparator output can be polled by LVDOUT (register PCON1[6] ).
To probe comparator output at output pad, set CMPOE (register OSCCR[6]) to 1, then PB1 will be the real-time state of the comparator output. It is noted that when CMPOE=1, the PWM3 function will be disabled if it is enabled.

### 3.14 Analog-to-Digital Convertor (ADC)

NY8B060D provide 6+1 channel 12-bit SAR ADC to transfer analog signal into 12-bits digital data. The ADC high reference voltage is selectable. They can be internal generated voltage VDD, $4 \mathrm{~V}, 3 \mathrm{~V}$ or 2 V . The Analog input is selected from analog signal input pin PA2, PA4, PB1~PB3 or from internal generated $1 / 4$ *VDD. The ADC clock ADCLK can be selected to be $\mathrm{F}_{\mathrm{Inst}} / 1$, $\mathrm{F}_{\mathrm{INst}} / 2$, $\mathrm{F}_{\mathrm{INSt}} / 8$ or $\mathrm{F}_{\mathrm{INSt}} / 16$. The Sampling pulse width can be selected to be ADCLK*1, ADCLK*2, ADCLK*4 or ADCLK*8. Set ADEN=1 before ADC take into operation. Then set START=1, the ADC will start to convert analog signal to digital. $\mathrm{EOC}=0$ means ADC is in processing. $\mathrm{EOC=1}$ indicate ADC is at end of conversion. If ADIE=1 and global interrupt is enabled, the ADC interrupt will issue after EOC low go high. The block diagram is as following figure.


Figure 33 ADC block diagram

### 3.14.1 ADC reference voltage

ADC is built-in four high reference voltage source controlled by ADVREFH register. These high reference voltage sources are internal voltage source (VDD, $4 \mathrm{~V}, 3 \mathrm{~V}, 2 \mathrm{~V}$ ). If EVHENB bit is $0, \mathrm{ADC}$ reference voltage is from internal voltage source selected by $\mathrm{VHS}[1: 0]$. If $\mathrm{VHS}[1: 0]$ is " 11 ", ADC reference voltage is VDD . If $\mathrm{VHS}[1: 0]$ is " 10 ", ADC reference voltage is 4 V . If $\mathrm{VHS}[1: 0]$ is " 01 ", ADC reference voltage is 3 V . If $\mathrm{VHS}[1: 0]$ is " 00 ", ADC reference voltage is 2 V . The limitation of internal reference voltage application is VDD can't below each of internal voltage level, or the level is equal to VDD. ADC sampling voltage range is limited by high/low reference voltage. The ADC low reference voltage is VSS and not changeable. The ADC high reference voltage includes internal $\mathrm{VDD} / 4 \mathrm{~V} / 3 \mathrm{~V} / 2 \mathrm{~V}$. The ADC reference voltage range limitation is (ADC high reference voltage - low reference voltage) $\geq 2 \mathrm{~V}$. ADC low reference voltage is VSS $=0 \mathrm{~V}$. So ADC high reference voltage range is $2 \mathrm{~V} \sim \mathrm{VDD}$.

ADC analog input signal voltage must be from ADC low reference voltage to ADC high reference voltage. If the ADC analog input signal voltage is over this range, The ADC converting result is unexpected (full scale or zero).

| EVHENB | VHS[1:0] | Reference voltage |
| :---: | :---: | :---: |
| 1 | xx | -- |
| 0 | 11 | VDD |


| 0 | 10 | 4 V |
| :---: | :---: | :---: |
| 0 | 01 | 3 V |
| 0 | 00 | 2 V |

Table 26 ADC reference voltage select

### 3.14.2 ADC analog input channel

ADC use CHS[3:0] and GCHS to select analog input source. GCHS is global channel select. Namely, GCHS must be 1 before any analog input source can be selected and converted.

| GCHS | CHS[3:0] | ADC analog input source |
| :---: | :---: | :---: |
| 0 | xxxx | $x$ |
| 1 | 0010 | PA2 |
| 1 | 0100 | PA4 |
| 1 | 0110 | PB1 |
| 1 | 0111 | PB2 |
| 1 | 1000 | PB3 |
| 1 | 1011 | $1 / 4{ }^{*}$ VDD |
| 1 | 1100 | GND |

Table 27 ADC analog input source select
ADC input pins are shared with digital I/O pins. Connect an analog signal to these pin may cause extra current leakage in I/O pins. In the power down mode, the above leakage current will be a big problem. $\operatorname{PACON}[2,4]$ are $\operatorname{PA}[2,4]$ configuration register, $\operatorname{PACON[6:7]~are~} \operatorname{PB}[1: 2]$ configuration register and ADCR[4] are $\mathrm{PB}[3]$ configuration register to solve above problem. Write " 1 " to PACON and ADCR[4:6] will configure related PA /PB pin as pure analog input pin to avoid current leakage, and it can't be use as normal I/O.

Except setting the PACON and ADCR register, the selected analog input pin must be set as input mode and the internal pull-high / pull-down must be disabled, otherwise the analog input level may be affected.

### 3.14.3 ADC clock (ADCLK), sampling clock (SHCLK) and bit number

Conversion speed and conversion accuracy are affected by the selection of the ADC clock (ADCLK), sampling pulse width (SHCLK) and conversion bit number. ADCLK is the base clock of ADC. During the operation of SAR ADC, bit operation is synchronized with ADCLK. SHCLK is the duration of analog signal sampling time, larger SHCLK will restore original analog signal level more closely but it will slow down the ADC conversion speed. Vise versa. The ADC can select different conversion bit number which is depended on $\operatorname{ADCR}[1: 0]$ register bits. There are 3 types to select, which is 12 -bit, 10 -bit and 8 -bit. Less conversion bit number will speed up the ADC conversion rate but the effective ADC bit is less. More conversion bit number will slow down the conversion rate but the accuracy is more.

The ADC clock is derived from Finst and is selectable from ADCK[1:0].

| ADCK[1:0] | ADC clock |
| :---: | :---: |
| 00 | $\mathrm{~F}_{\mathrm{INST}} / 16$ |
| 01 | $\mathrm{~F}_{\mathrm{INST}} / 8$ |
| 10 | $\mathrm{~F}_{\mathrm{INST} / 1}$ |
| 11 | $\mathrm{~F}_{\mathrm{INST} / 2}$ |

Table 28 ADC clock select
The Sampling clock width is derived from ADCLK and is selectable from SHCK[1:0].

| SHCK[1:0] | Sampling clock |
| :---: | :---: |
| 00 | 1 ADCLK |
| 01 | 2 ADCLK |
| 10 | 4 ADCLK |
| 11 | 8 ADCLK |

Table 29 ADC sampling clock select
ADC bit number select is from ADCR[1:0].

| ADCR[1:0] | Conversion bit number |
| :---: | :---: |
| 00 | 8-bit |
| 01 | 10 -bit |
| 1 x | 12 -bit |

Table 30 conversion bit number select

The ADC converting time is from START(Start to ADC convert) to EOC=1 (End of ADC convert). The duration is depending on ADC resolution and ADC clock rate and sampling clock width.

ADC conversion time $\approx$ sampling clock width + (ADC bit number + 2) * ADCLK width.
The following table is some example conversion time and conversion rate of ADC.

| Bit No. | ADC clock | SHCLK | Conversion Time (ADCLK No.) | $\mathrm{F}_{\text {INST }}=\mathbf{2 M H z}$ |  | $\mathrm{F}_{\text {INST }}=\mathbf{2 5 0 K}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Time | Rate | Time | Rate |
| 12 | FINST/16 | 8 ADCLK | 22 | 176us | 5.68 kHz | 1408us | 710 Hz |
| 12 | Finst/1 | 1 ADCLK | 15 | 7.5us | 133.3 kHz | 60us | 16.7 kHz |
| 10 | Finst/1 | 1 ADCLK | 13 | 6.5us | 153.8 kHz | 52us | 19.2kHz |
| 8 | Finst/1 | 1 ADCLK | 11 | 5.5us | 181.8 kHz | 44us | 22.7 kHz |

Table 31 ADC Conversion time

### 3.14.4 ADC operation

Set ADC clock (ADCLK), sampling clock width (SHCLK), conversion bit number (ADCR), ADC high reference voltage (ADVREFH), select input channel and PACON related bit. Then set ADEN=1.

After setting $A D E N=1$, it must wait at least 256us (ADC internal bias stable time) before ADC can operate. Write START to 1 to start an ADC conversion session. During ADC is in processing EOC=0. Polling EOC=1 or wait for ADC interrupt at the end of ADC conversion.

### 3.15 Watch-Dog Timer (WDT)

There is an on-chip free-running oscillator in NY8B060D which is used by WDT. As this oscillator is independent of other oscillation circuits, WDT may still keep working during Standby mode and Halt mode.

WDT can be enabled or disabled by a configuration word. When WDT is enabled by configuration word, its operation still can be controlled by register bit WDTEN (PCON[7]) during program execution. Moreover, the mechanism after WDT time-out can reset NY8B060D or issue an interrupt request which is determined by another configuration word. At the same time, register bit /TO (STATUS[4]) will be clear to 0 after WDT time-out.

The baseline of WDT time-out period can be $3.5 \mathrm{~ms}, 15 \mathrm{~ms}, 60 \mathrm{~ms}$ or 250 ms which is determined by two configuration words. The time-out period can be lengthened if Prescaler0 is assigned to WDT. Prescaler0 will be assigned to WDT by writing 1 to register bit PSOWDT. The dividing rate of Prescaler0 for WDT is determined by register bits PSOSEL[2:0] and depends on WDT time-out mechanism. The dividing rate is from $1: 1$ to $1: 128$ if WDT time-out will reset NY8B060D and dividing rate is from $1: 2$ to $1: 256$ if WDT time-out will interrupt NY8B060D.

When Prescaler0 is assigned to WDT, the execution of instruction CLRWDT will clear WDT, Prescaler0 and set /TO flag to 1 .

If user selects interrupt for WDT time-out mechanism, register bit WDTIF (INTF[6]) will set to 1 after WDT is expired. It may generate an interrupt request if register bit WDTIE (INTE[6]) and GIE both set to 1 . WDTIF will not be clear until firmware writes 0 to WDTIF.

### 3.16 Interrupt

NY8B060D provides two kinds of interrupt: one is software interrupt and the other is hardware interrupt. Software interrupt is caused by execution of instruction INT. There are 11 hardware interrupts:

- Timer0 overflow interrupt.
- Timer1 underflow interrupt.
- WDT timeout interrupt.
- PA/PB input change interrupt.
- External 1 interrupt.
- LVD interrupt.
- ADC end-of-convert interrupt.

GIE is global interrupt enable flag. It has to be 1 to enable hardware interrupt functions. GIE can be set by ENI instruction and clear to 0 by DISI instruction.

After instruction INT is executed, no matter GIE is set or clear, the next instruction will be fetched from address 0x001. At the same time, GIE will be clear to 0 by NY8B060D automatically. This will prevent nested interrupt from happening. The last instruction of interrupt service routine of software interrupt has to be RETIE. Execution of this instruction will set GIE to 1 and return to original execution sequence.

While any of hardware interrupts is occurred, the corresponding bit of interrupt flag will be set to 1 . This bit will not be clear until firmware writes 0 to this bit. Therefore user can obtain information of which event causes hardware interrupt by polling the corresponding bit of interrupt flag. Note that only when the corresponding interrupt enable bit is set to 1 , will the corresponding interrupt flag be read. And if the corresponding interrupt enable bit is set to 1 and GIE is also 1, hardware interrupt will occur and next instruction will be fetched from $0 x 008$. At the same time, the register bit GIE will be clear by NY8B060D automatically. If user wants to implement nested interrupt, instruction ENI can be used as the first instruction of interrupt service routine which will set GIE to 1 again and allow other interrupt events to interrupt NY8B060D again. Instruction RETIE has to be the last instruction of interrupt service routine which will set GIE to 1 and return to original execution sequence.

It should be noted that ENI instruction cannot be placed right before RETIE instruction because ENI instruction in interrupt service routine will trigger nested interrupt, but RETIE will clear internal interrupt processing after jump out of ISR, so it is possible for interrupt flag to be falsely cleared.

### 3.16.1 TimerO Overflow Interrupt

Timer0 overflow (from 0x00 to 0xFF) will set register bit TOIF. This interrupt request will be serviced if TOIE and GIE are set to 1.

### 3.16.5 WDT Timeout Interrupt

When WDT is timeout and the configuration word selects WDT timeout will generate interrupt request, it will set register bit WDTIF. This interrupt request will be serviced if WDTIE and GIE are set to 1 .

### 3.16.6 PA/PB Input Change Interrupt

When PAx, $0 \leq x \leq 7$, PBy, $0 \leq y \leq 5$ is configured as input pin and corresponding register bit WUPAx, WUPBx is set to 1 , a level change on these selected I/O pin(s) will set register bit PABIF. This interrupt request will be serviced if PABIE and GIE are set to 1 . Note when PB0 or PB1 is both set as level change interrupt and external interrupt, the external interrupt enable EIS0 or EIS1=1 will disable PB0 or PB1 level change operation.

### 3.16.7 External 1 Interrupt

According to the configuration of EIS1=1 and INTEDG, the selected active edge on I/O pin PB1 will set register bit INT1IF and this interrupt request will be served if INT1IE and GIE are set to 1.

### 3.16.9 LVD Interrupt

When $V_{D D}$ level falls below LVD voltage, LVD flag will go from high to low, and set the register bit LVDIF=1.
This interrupt request will be serviced if LVDIE and GIE are set to 1 .

### 3.16.11 ADC end of conversion Interrupt

The ADC interrupt is triggered whenever an ADC end-of-convert signal is issued. This interrupt request will be serviced if ADIE and GIE are set to 1 .

### 3.17 Oscillation Configuration

Because NY8B060D is a dual-clock IC, there are high oscillation (Fhosc) and low oscillation (Flosc) that can be selected as system oscillation (Fosc). The oscillator which could be used as Fhosc is internal high RC oscillator (I_HRC). The oscillator which could be used as FLosc is internal low RC oscillator (I_LRC).


Figure 34 Oscillation Configuration of NY8B060D
There are two configuration words to determine which oscillator will be used as Fhosc. When I_HRC is selected as Fhosc, I_HRC output frequency is determined by three configuration words and it can be $1 \mathrm{M}, 2 \mathrm{M}, 4 \mathrm{M}, 8 \mathrm{M}$, 16 M or 20 MHz .

There is one configuration word to determine which oscillator will be used as Flosc. When I_LRC is selected, its frequency is centered on 32768 Hz .

The dual-clock combinations of Fhosc and Flosc are listed below.

| No. | Fhosc | FLosc |
| :---: | :---: | :---: |
| 1 | I_HRC | I_LRC |

Table 32 Dual-clock combinations
Either FHosc or Flosc can be selected as system oscillation Fosc according to the value of register bit SELHOSC (OSCCR[0]). When SELHOSC is 1 , Fhosc is selected as Fosc. When SELHOSC is 0 , Flosc is selected as Fosc. Once Fosc is determined, the instruction clock Finst can be Fosc/2 or Fosc/4 according to value of a configuration word.

### 3.18 Operating Mode

NY8B060D provides four kinds of operating mode to tailor all kinds of application and save power consumptions. These operating modes are Normal mode, Slow mode, Standby mode and Halt mode. Normal mode is designated for high-speed operating mode. Slow mode is designated for low-speed mode in order to save power consumption. At Standby mode, NY8B060D will stop almost all operations except Timer0/Timer1 WDT in order to wake-up periodically. At Halt mode, NY8B060D will sleep until external event or WDT trigger IC to wake-up. The block diagram of four operating modes is described in the following figure.


Figure 36 Four Operating Modes

### 3.18.1 Normal Mode

After any Reset Event is occurred and Reset Process is completed, NY8B060D will begin to execute program under Normal mode or Slow mode. Which mode is selected after Reset Process is determined by the Startup Clock configuration word. If Startup Clock=fast, NY8B060D will enter Normal mode, if Startup Clock=Slow, NY8B060D will enter Slow mode. At Normal mode, Fhosc is selected as system oscillation in order to provide highest performance and its power consumption will be the largest among four operating modes. After power on or any reset trigger is released, NY8B060D will enter Normal mode after reset process is completed.

- Instruction execution is based on Fhosc and all peripheral modules may be active according to corresponding module enable bit.
- The Flosc is still active and running.
- IC can switch to Slow mode by writing 0 to register bit SELHOSC (OSCCR[0]).
- IC can switch to Standby mode or Halt mode by programming register bits OPMD[1:0] (OSCCR[3:2]).
- For real time clock applications, the NY8B060D can run in normal mode, at the same time the low-frequency clock Low Oscillator Frequency connects to Timer0 clock. This is made possible by setting LCKTM0 to 1 and corresponding configuration word Timer0 source setting to 1.


### 3.18.2 Slow Mode

NY8B060D will enter Slow mode by writing 0 to register bit SELHOSC. At Slow mode, Flosc is selected as system oscillation in order to save power consumption but still keep IC running. However, Fhosc will not be disabled automatically by NY8B060D. Therefore user can write 1 to register bit STPHOSC (OSCCR[1]) in slow mode to reduce power consumption further. But it is noted that it is forbidden to enter slow mode and stop Fhosc at the same time, one must enter slow mode first, then disable Fhosc, or the program may hang on.

- Instruction execution is based on Flosc and all peripheral modules may be active according to corresponding module enable bit.
- Fhosc can be disabled by writing 1 to register bit STPHOSC.
- IC can switch to Standby mode or Halt mode by programming register bits OPMD[1:0].
- IC can switch to Normal mode by writing 1 to SELHOSC.


### 3.18.3 Standby Mode

NY8B060D will enter Standby mode by writing 10b to register bits OPMD[1:0]. At Standby mode, however, Fhosc will not be disabled automatically by NY8B060D and user has to enter slow mode and write 1 to register bit STPHOSC in order to stop Fhosc oscillation. Most of NY8B060D peripheral modules are disabled but Timer can be still active if register bit T0EN/T1EN is set to 1 . Therefore NY8B060D can wake-up after Timer0/Timer1 is expired. The expiration period is determined by the register TMR0/TMR1[9:0], FINST and other configurations for Timer0/Timer1.

- Instruction execution is stop and some peripheral modules may be active according to corresponding module enable bit.
- Fhosc can be disabled by writing 1 to register bit STPHOSC.
- The Flosc is still active and running.
- IC can wake-up from Standby mode if any of (a) Timer0/Timer1 (overflow/underflow) interrupt, (b) WDT timeout interrupt, (c) PA/PB input change interrupt or (d) INT external interrupt is happened.
- After wake-up from Standby mode, IC will return to Normal mode if SELHOSC=1, IC will return to Slow mode if $\mathrm{SELHOSC}=0$.
- It is not recommended to change oscillator mode (normal to slow / slow to normal) and enter standby mode at the same time.


### 3.18.4 Halt Mode

NY8B060D will enter Halt mode by executing instruction SLEEP or writing 01b to register bits OPMD[1:0]. After entering Halt mode, register bit /PD (STATUS[3]) will be clear to 0, register bit /TO (STATUS[4]) will be set to 1 and WDT will be clear but keep running.

At Halt mode, all of peripheral modules are disabled, instruction execution is stop and NY8B060D can only wake-up by some specific events. Therefore, Halt mode is the most power saving mode provided by NY8B060D.

- Instruction execution is stop and all peripheral modules are disabled.
- Fhosc and Flosc are both disabled automatically.
- IC can wake-up from Halt mode if any of (a) WDT timeout interrupt, (b) PA/PB input change interrupt or (c) INT or external interrupt is happened.
- After wake-up from Halt mode, IC will return to Normal mode if SELHOSC=1, IC will return to Slow mode if $\mathrm{SELHOSC}=0$.
Note: Users can change STPHOSC and enter Halt mode in the same instruction.
- It is not recommended to change oscillator mode (normal to slow or slow to normal) and enter halt mode at the same time.


### 3.18.5 Wake-up Stable Time

The wake-up stable time of Halt mode is determined by Configuration word: High Oscillator Frequency or Low Oscillator Frequency. 16*Fosc would be set as wake up period. On the other hand, there is no need of wake-up stable time for Standby mode because either Fhosc or Flosc is still running at Standby mode.

Before NY8B060D enter Standby mode or Halt mode, user may execute instruction ENI. At this condition, NY8B060D will branch to address $0 x 008$ in order to execute interrupt service routine after wake-up. If
instruction DISI is executed before entering Standby mode or Halt mode, the next instruction will be executed after wake-up.

### 3.18.6 Summary of Operating Mode

The summary of four operating modes is described in the following table.

| Mode | Normal | Slow | Standby | Halt |
| :---: | :---: | :---: | :---: | :---: |
| FHosc | Enabled | STPHOSC | STPHOSC | Disabled |
| FLosc | Enabled | Enabled | Enabled | Disabled |
| Instruction Execution | Executing | Executing | Stop | Stop |
| Timer0/1 | TxEN | TxEN | TxEN | Disabled |
| WDT | Option and <br> WDTEN | Option and <br> WDTEN | Option and WDTEN | Option and WDTEN |
| Other Modules | Module enable bit | Module enable bit | Module enable bit | All disabled |
| Wake-up Source |  |  | - Timer0/1 overflow <br> -WDT timeout <br> - PA/PB input change <br> -INT1 <br> - LVD interrupt <br> - Comparator interrupt <br> -ADC end-of-convert | - WDT timeout <br> - PA/PB input <br> change <br> -INT1 |

Table 34 Summary of Operating Modes

### 3.19 Reset Process

NY8B060D will enter Reset State and start Reset Process when one of following Reset Event is occurred:

- Power-On Reset (POR) is occurred when Vdd rising is detected.
- Low-Voltage Reset (LVR) is occurred when operating $V_{D D}$ is below pre-defined voltage.
- Pin RSTb is low state.
- WDT timeout reset.

Moreover, value of all registers will be initialized to their initial value or unchanged if its initial value is unknown. The status bits /TO and /PD could be initialized according to which event causes reset. The /TO and /PD value and its associated event is summarized in the table below.

| Event | /TO | /PD |
| :--- | :---: | :---: |
| POR, LVR | 1 | 1 |
| RSTb reset from non-Halt mode | unchanged | unchanged |
| RSTb reset from Halt mode | 1 | 1 |
| WDT reset from non-Halt mode | 0 | 1 |
| WDT reset from Halt mode | 0 | 0 |
| SLEEP executed | 1 | 0 |
| CLRWDT executed | 1 | 1 |

Table 35 Summary of /TO \& /PD Value and its Associated Event

After Reset Event is released, NY8B060D will start Reset Process. It will wait certain amount of period for oscillation stable no matter what kind of oscillator is adopted. This period is called power-up reset time and is determined by three-bit configuration words which can be $140 \mathrm{us}, 4.5 \mathrm{~ms}, 18 \mathrm{~ms}, 72 \mathrm{~ms}$ or 288 ms . After power-up reset time, NY8B060D will wait for further oscillator start-up time (OST) before it starts to execute program. OST=1 clock cycle of Fosc if the previous power-up time is 140 us, OST=16 clock cycles of Fosc if the previous power-up time is $4.5 \mathrm{~ms}, 18 \mathrm{~ms}, 72 \mathrm{~ms}$ or 288 ms .


Figure 37 Block diagram of on-chip reset circuit

For slow $V_{D D}$ power-up, it is recommended to use RSTb reset, as the following figure.

- It is recommended the R value should be not greater than $40 \mathrm{~K} \Omega$.
- The R1 value $=100 \Omega$ to $1 \mathrm{~K} \Omega$ will prevent high current, ESD or Electrical overstress flowing into reset pin.
- The diode helps discharge quickly when power down.


Figure 38 Block Diagram of Reset Application

## 4. Instruction Set

NY8B060D provides 55 powerful instructions for all kinds of applications.

| Inst. |  | P | Operation | Cyc. | Flag | Inst. | 0 | P | Operation | Cyc. | Flag |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 2 |  |  |  |  | 1 | 2 |  |  |  |
| Arithmetic Instructions |  |  |  |  |  | Arithmetic Instructions |  |  |  |  |  |
| ANDAR | R | d | dest $=$ ACC \& R | 1 | Z | ADDAR | R | d | dest $=\mathrm{R}+\mathrm{ACC}$ | 1 | Z, DC, C |
| IORAR | R | d | dest $=\mathrm{ACC} \mid \mathrm{R}$ | 1 | Z | SUBAR | R | d | dest $=R+(\sim A C C)$ | 1 | Z, DC, C |
| XORAR | R | d | dest $=\mathrm{ACC} \oplus \mathrm{R}$ | 1 | Z | ADCAR | R | d | dest $=R+A C C+C$ | 1 | Z, DC, C |
| ANDIA | i |  |  | 1 | Z | SBCAR | R | d | dest $=R+(\sim A C C)+C$ | 1 | Z, DC, C |
| IORIA | i |  | ACC = ACC ${ }^{\text {i }}$ | 1 | Z | ADDIA | i |  | $A C C=i+A C C$ | 1 | Z, DC, C |
| XORIA | i |  | ACC $=$ ACC $\oplus \mathrm{i}$ | 1 | Z | SUBIA | i |  | $A C C=i+(\sim A C C)$ | 1 | Z, DC, C |
| RRR | R | d | Rotate right R | 1 | C | ADCIA | i |  | $A C C=i+A C C+C$ | 1 | Z, DC, C |
| RLR | R | d | Rotate left R | 1 | C | SBCIA | i |  | ACC $=\mathrm{i}+(\sim \mathrm{ACC})+\mathrm{C}$ | 1 | Z, DC, C |
| BSR | R | bit | Set bit in R | 1 | - | DAA |  |  | Decimal adjust for ACC | 1 | C |
| BCR | R | bit | Clear bit in R | 1 | - | CMPAR | R |  | Compare R with ACC | 1 | Z, C |
| INCR | R | d | Increase R | 1 | Z | CLRA |  |  | Clear ACC | 1 | Z |
| DECR | R | d | Decrease R | 1 | Z | CLRR |  |  | Clear R | 1 | Z |
| COMR | R | d | dest $=\sim R$ | 1 | Z | Other Instructions |  |  |  |  |  |
| Conditional Instructions |  |  |  |  |  | NOP |  |  | No operation | 1 | - |
| BTRSC | R | bit | Test bit in R, skip if clear | 1 or 2 | - | SLEEP |  |  | Go into Halt mode | 1 | /TO, /PD |
| BTRSS | R | bit | Test bit in R, skip if set | 1 or 2 | - | CLRWDT |  |  | Clear Watch-Dog Timer | 1 | /TO, /PD |
| INCRSZ | R | d | Increase R, skip if 0 | 1 or 2 | - | ENI |  |  | Enable interrupt | 1 | - |
| $\begin{aligned} & \text { DECRS } \\ & z \end{aligned}$ | R | d | Decrease R, skip if 0 | 1 or 2 | - | DISI |  |  | Disable interrupt | 1 | - |
| Data Transfer Instructions |  |  |  |  |  | INT |  |  | Software Interrupt | 3 | - |
| MOVAR | R |  | Move ACC to R | 1 | - | RET |  |  | Return from subroutine | 2 | - |
| MOVR | R | d | Move R | 1 | Z | RETIE |  |  | Return from interrupt and enable interrupt | 2 | - |
| MOVIA | i |  | Move immediate to ACC | 1 | - |  |  |  |  |  |  |
| SWAPR | R | d | Swap halves R | 1 | - | RETIA | i | Return, place immediate in ACC |  | 2 | - |
| IOST | F |  | Load ACC to F-page SFR | 1 | - |  |  |  |  |  |  |  |
| IOSTR | F |  | Move F-page SFR to ACC | 1 | - | CALLA |  |  | Call subroutine by ACC | 2 | - |
| SFUN | S |  | Load ACC to S-page SFR | 1 | - | GOTOA |  |  | unconditional branch by ACC | 2 | - |
| SFUNR | S |  | Move S-page SFR to ACC | 1 | - | LCALL | ad | dr | Call subroutine | 2 | - |
| TOMD |  |  | Load ACC to TOMD | 1 | - | LGOTO | ad | dr | unconditional branch | 2 | - |
| TOMDR |  |  | Move TOMD to ACC | 1 | - |  |  |  |  |  |  |
| TABLEA |  |  | Read ROM | 2 | - |  |  |  |  |  |  |

Table 36 Instruction Set

ACC: Accumulator.
adr: immediate address.
bit: bit address within an 8-bit register R.
C: Carry/Borrow bit
$\mathrm{C}=1$, carry is occurred for addition instruction or borrow is NOT occurred for subtraction instruction.
C=0, carry is not occurred for addition instruction or borrow IS occurred for subtraction instruction.
d: Destination
If $d$ is " 0 ", the result is stored in the ACC.
If $d$ is " 1 ", the result is stored back in register $R$.
DC: Digital carry flag.
dest: Destination.
F: F-page SFR, $F$ is $0 \times 5 \sim 0 x F$.
i: 8 -bit immediate data.
PC: Program Counter.
PCHBUF: High Byte Buffer of Program Counter.
/PD: Power down flag bit
/PD=1, after power-up or after instruction CLRWDT is executed.
$/ P D=0$, after instruction SLEEP is executed.
Prescaler: Prescaler0 dividing rate.
$R$ : $R$-page $S F R, R$ is $0 \times 0 \sim 0 \times 7 F$.
S: S-page SFR, $S$ is $0 \times 0 \sim 0 \times 15$.
TOMD: TOMD register.
TBHP: The high-Byte at target address in ROM.
TBHD: Store the high-Byte data at target address in ROM.
/TO: Time overflow flag bit
/TO=1, after power-up or after instruction CLRWDT or SLEEP is executed.
/TO=0, WDT timeout is occurred.
WDT: Watchdog Timer Counter.
Z: Zero flag

| ADCAR | Add ACC and R with Carry | ADDAR | Add ACC and R |
| :---: | :---: | :---: | :---: |
| Syntax: | ADCAR R, d | Syntax: | ADDAR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 127 \\ & d=0,1 . \end{aligned}$ | Operand: | $\begin{aligned} & 0 \leq R \leq 127 \\ & d=0,1 . \end{aligned}$ |
| Operation: | $\mathrm{R}+\mathrm{ACC}+\mathrm{C} \rightarrow$ dest | Operation: | ACC + R $\rightarrow$ dest |
| Status affected: | Z, DC, C | Status affected: | Z, DC, C |
| Description: | Add the contents of ACC and register $R$ with Carry. If $d$ is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to $R$. | Description: | Add the contents of ACC and R. If $d$ is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to $R$. |
| Cycle | 1 | Cycle: | 1 |
| Example: | ADCAR R, d before executing instruction: $A C C=0 \times 12, R=0 \times 34, C=1, d=1 \text {, }$ <br> after executing instruction: $\mathrm{R}=0 \times 47, \mathrm{ACC}=0 \times 12, \mathrm{C}=0 .$ | Example: | ADDAR R, d before executing instruction: $A C C=0 \times 12, R=0 \times 34, C=1, d=1 \text {, }$ <br> after executing instruction: $\mathrm{R}=0 \times 46, \mathrm{ACC}=0 \times 12, \mathrm{C}=0 .$ |
| ADCIA | Add ACC and Immediate with Carry | ADDIA | Add ACC and Immediate |
| Syntax: | ADCIA | Syntax: | ADDIA i |
| Operand: | $0 \leq \mathrm{i}<255$ | Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | ACC + + + $\rightarrow$ ACC | Operation: | ACC $+\mathrm{i} \rightarrow$ ACC |
| Status affected: | Z, DC, C | Status affected: | Z, DC, C |
| Description: | Add the contents of ACC and the 8 -bit immediate data i with Carry. The result is placed in ACC. | Description: | Add the contents of ACC with the 8 -bit immediate data i. The result is placed in ACC. |
| Cycle: | 1 | Cycle: | 1 |
| Example: | ADCIA <br> before executing instruction: $\mathrm{ACC}=0 \times 12, \mathrm{i}=0 \times 34, \mathrm{C}=1 \text {, }$ <br> after executing instruction: $A C C=0 \times 47, C=0 .$ | Example: | ADDIA <br> before executing instruction: $A C C=0 \times 12, i=0 \times 34, C=1 \text {, }$ <br> after executing instruction: $A C C=0 \times 46, C=0 \text {. }$ |


| ANDAR | AND ACC and R |
| :---: | :---: |
| Syntax: | ANDAR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 127 \\ & d=0,1 \end{aligned}$ |
| Operation: | ACC \& R $\rightarrow$ dest |
| Status affected: | Z |
| Description: | The content of ACC is AND'ed with $R$. If $d$ is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to $R$. |
| Cycle: | 1 |
| Example: | ANDAR R, d before executing instruction: $A C C=0 \times 5 A, R=0 \times A F, d=1 .$ <br> after executing instruction: $\mathrm{R}=0 \times 0 \mathrm{~A}, \mathrm{ACC}=0 \times 5 \mathrm{~A}, \mathrm{Z}=0 .$ |


| BCR | Clear Bit in R |
| :--- | :--- |
| Syntax: | BCR R, bit |
| Operand: | $0 \leq R \leq 127$ <br>  <br> Operation: |
| Status affected: | $0 \rightarrow$ bit |
| Description: | Clear the bit ${ }^{\text {th }}$ position in R. |
| Cycle: | 1 <br> Example: |
|  | BCR R, B2 <br> before executing instruction: <br> $R=0 \times 5 A, ~ B 2=0 \times 3$, |
|  | after executing instruction: <br> $R=0 \times 52$. |
|  |  |


| ANDIA | AND Immediate with ACC |
| :---: | :---: |
| Syntax: | ANDIA i |
| Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | ACC \& $\mathrm{i} \rightarrow$ ACC |
| Status affected: | Z |
| Description: | The content of ACC register is AND'ed with the 8 -bit immediate data i. The result is placed in ACC. |
| Cycle: | 1 |
| Example: | ANDIA i before executing instruction: $\mathrm{ACC}=0 \times 5 \mathrm{~A}, \mathrm{i}=0 \times \mathrm{AF},$ <br> after executing instruction: $A C C=0 \times 0 A, Z=0$ |

BSR Set Bit in R
Syntax: BSR R, bit

Operand: $\quad 0 \leq R \leq 127$ $0 \leq$ bit $\leq 7$

Operation: $\quad 1 \rightarrow \mathrm{R}$ [bit]
Status affected: --
Description: Set the bit ${ }^{\text {th }}$ position in R.
Cycle: 1
Example: $\quad$ BSR R, B2
before executing instruction:
$\mathrm{R}=0 \times 5 \mathrm{~A}, \mathrm{~B} 2=0 \times 2$,
after executing instruction:
$\mathrm{R}=0 \times 5 \mathrm{E}$.

| BTRSC | Test Bit in R and Skip if Clear |
| :---: | :---: |
| Syntax: | BTRSC R, bit |
| Operand: | $\begin{aligned} & 0 \leq R \leq 127 \\ & 0 \leq \text { bit } \leq 7 \end{aligned}$ |
| Operation: | Skip next instruction, if $\mathrm{R}[\mathrm{bit}]=0$. |
| Status affected: | -- |
| Description: | If $R$ [bit] $=0$, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction. |
| Cycle: | 1 or 2(skip) |
| Example: | BTRSC R, B2 <br> Instruction1 <br> Instruction2 <br> before executing instruction: $\mathrm{R}=0 \times 5 \mathrm{~A}, \mathrm{~B} 2=0 \times 2$ <br> after executing instruction: because $R[B 2]=0$, instruction1 will not be executed, the program will start execute instruction from instruction2. |



| CLRR | Clear R |
| :---: | :---: |
| Syntax: | CLRR R |
| Operand: | $0 \leq R \leq 127$ |
| Operation: | $\begin{aligned} & 00 \mathrm{~h} \rightarrow \mathrm{R} \\ & 1 \rightarrow \mathrm{Z} \end{aligned}$ |
| Status affected: | Z |
| Description: | The content of $R$ is clear and $Z$ is set to 1 . |
| Cycle: | 1 |
| Example: | CLRR R before executing instruction: $\mathrm{R}=0 \times 55, \mathrm{Z}=0 .$ <br> after executing instruction: $\mathrm{R}=0 \times 00, \mathrm{Z}=1 \text {. }$ |


| CLRWDT | Clear Watch-Dog Timer |
| :---: | :---: |
| Syntax: | CLRWDT |
| Operand: | -- |
| Operation: | $\begin{aligned} & 00 \mathrm{~h} \rightarrow \text { WDT, } \\ & \text { 00h } \rightarrow \text { WDT prescaler } \\ & 1 \rightarrow / \text { TO } \\ & 1 \rightarrow \text { IPD } \end{aligned}$ |
| Status affected: | /TO, /PD |
| Description: | Executing CLRWDT will reset WDT, Prescaler0 if it is assigned to WDT. Moreover, status bits /TO and /PD will be set to 1 . |
| Cycle: | 1 |
| Example: | CLRWDT <br> before executing instruction: /TO=0 <br> after executing instruction: /TO=1 |


| COMR | Complement R |
| :---: | :---: |
| Syntax: | COMR R,d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 127 \\ & d=0,1 \end{aligned}$ |
| Operation: | $\sim \mathrm{R} \rightarrow$ dest |
| Status affected: | Z |
| Description: | The content of $R$ is complemented. If $d$ is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to $R$. |
| Cycle: | 1 |
| Example: | COMR, d before executing instruction: $R=0 \times A 6, d=1, Z=0 .$ <br> after executing instruction: $\mathrm{R}=0 \times 59, \mathrm{Z}=0 .$ |


| CMPAR | Compare ACC and R |
| :---: | :---: |
| Syntax: | CMPAR R |
| Operand: | $0 \leq R \leq 127$ |
| Operation: | $\mathrm{R}-\mathrm{ACC} \rightarrow$ (No restore) |
| Status affected: | Z, C |
| Description: | Compare ACC and $R$ by subtracting ACC from $R$ with 2's complement representation. The content of ACC and $R$ is not changed. |
| Cycle: | 1 |
| Example: | CMPAR R before executing instruction: $\mathrm{R}=0 \times 34, \mathrm{ACC}=12, \mathrm{Z}=0, \mathrm{C}=0 .$ <br> after executing instruction: $\mathrm{R}=0 \times 34, \mathrm{ACC}=12, \mathrm{Z}=0, \mathrm{C}=1 .$ |


| DAA | Convert ACC Data Format from Hexadecimal to Decimal | DECRSZ | Decrease R, Skip if 0 |
| :---: | :---: | :---: | :---: |
| Syntax: | DAA | Syntax: | DECRSZ R, d |
| Operand: |  | Operand: | $\begin{aligned} & 0 \leq R \leq 127 \\ & d=0,1 . \end{aligned}$ |
| Operation: | ACC(hex) $\rightarrow$ ACC(dec) |  |  |
| Status affected: | C | Operation: | R-1 $\rightarrow$ dest, <br> Skip if result = 0 |
| Description: | Convert ACC data format from hexadecimal to decimal after addition operation and restore result to ACC. DAA instruction must be placed immediately after addition operation if decimal format is required. Please note that interrupt should be disabled before addition instruction and enabled after DAA instruction to avoid unexpected result. |  |  |
|  |  | Status affected: | Decrease $R$ first. If $d$ is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to $R$. <br> If result is 0 , the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction. |
|  |  | Description: |  |
| Cycle: | 1 | Cycle: | 1 or 2(skip) |
| Example: | DISI <br> ADDAR R,d <br> DAA <br> ENI <br> before executing instruction: $A C C=0 \times 28, R=0 \times 25, d=0 .$ <br> after executing instruction: $A C C=0 \times 53, C=0 \text {. }$ | Example: | DECRSZ R, d <br> instruction2 instruction3 before executing instruction: $\mathrm{R}=0 \times 1, \mathrm{~d}=1, \mathrm{Z}=0 .$ <br> after executing instruction: <br> $\mathrm{R}=0 \times 0, \mathrm{Z}=1$, and instruction will skip instruction2 execution because the operation result is zero. |
| DECR | Decrease R | DISI | Disable Interrupt Globally |
| Syntax: | DECR R, d | Syntax: | DISI |
| Operand: | $0 \leq \mathrm{R} \leq 127$ | Operand: | -- |
|  | $\mathrm{d}=0,1$. | Operation: | Disable Interrupt, $0 \rightarrow$ GIE |
| Operation: | $\mathrm{R}-1 \rightarrow$ dest | Status affected: | -- |
| Status affected: | Z | Description: | GIE is clear to 0 in order to disable |
| Description: | Decrease $R$. If $d$ is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to $R$. | Cycle: | all interrupt requests. $1$ |
| Cycle: | 1 | Example: | DISI <br> before executing instruction: |
| Example: | DECR R, d <br> before executing instruction: $\mathrm{R}=0 \times 01, \mathrm{~d}=1, \mathrm{Z}=0 \text {. }$ <br> after executing instruction: $\mathrm{R}=0 \times 00, \mathrm{Z}=1 \text {. }$ |  | $\mathrm{GIE}=1$, <br> After executing instruction: $\mathrm{GIE}=0$. |


| ENI | Enable Interrupt Globally |
| :--- | :--- |
| Syntax: | ENI |
| Operand: | -- |
| Operation: | Enable Interrupt, $1 \rightarrow$ GIE |
| Status affected: | -- |
| Description: | GIE is set to 1 in order to enable all <br> interrupt requests. |
| Cycle: | 1 |
| Example: | ENI <br> before executing instruction: <br> GIE=0, <br> After executing instruction: <br> GIE=1. |



| INT | Software Interrupt |
| :--- | :--- |
| Syntax: | INT |
| Operand: | -- |
| Operation: | PC $+1 \rightarrow$ Top of Stack, <br> $001 \mathrm{~h} \rightarrow$ PC |
| Status affected: | -- |
| Description: | Software interrupt. First, return <br> address (PC + 1) is pushed onto <br> the Stack. The address 0x001 is |
|  | loaded into PC[10:0]. |
| Cycle: | 3 <br> Example: |
|  | INT <br> before executing instruction: <br> PC=address of INT code |
|  | after executing instruction: <br> PC=0x01 |


| IORIA | OR Immediate with ACC |
| :--- | :--- |
| Syntax: | IORIA i |
| Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | ACC $\mid \mathrm{i} \rightarrow$ ACC |
| Status affected: | Z |
| Description: | OR ACC with 8-bit immediate data <br> i. The result is stored in ACC. |
| Cycle: | 1 <br> Example: |
|  | IORIA i <br> before executing instruction: <br> i=0x50, ACC=0xAA, $\mathrm{Z}=0$. <br> after executing instruction: <br> ACC=0xFA, $\mathrm{Z}=0$. |
|  |  |


| IORAR | OR ACC with R |
| :---: | :---: |
| Syntax: | IORAR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 127 \\ & d=0,1 \end{aligned}$ |
| Operation: | ACC \| $\mathrm{R} \rightarrow$ dest |
| Status affected: | Z |
| Description: | OR ACC with $R$. If $d$ is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to $R$. |
| Cycle: | 1 |
| Example: | IORAR R, d before executing instruction: $R=0 \times 50, A C C=0 x A A, d=1, Z=0 .$ <br> after executing instruction: $\mathrm{R}=0 \times \mathrm{FA}, \mathrm{ACC}=0 \times \mathrm{AA}, \mathrm{Z}=0 .$ |


| IOST | Load F-page SFR from ACC |
| :--- | :--- |
| Syntax: | IOST F |
| Operand: | $5 \leq F \leq 15$ |
| Operation: | ACC $\rightarrow$ F-page SFR |
| Status affected: | -- |
| Description: | F-page SFR F is loaded by content |
|  | of ACC. |
| Cycle: | 1 |
| Example: | IOST F <br>  <br> before executing instruction: <br> F=0x55, ACC=0xAA. <br>  |
|  | F=0xAA, ACC=0xAA. |


| IOSTR | Move F-page SFR to ACC |
| :--- | :--- |
| Syntax: | IOSTR F |
| Operand: | $5 \leq \mathrm{F} \leq 15$ |
| Operation: | F-page SFR $\rightarrow$ ACC |
| Status affected: | -- |
| Description: | Move F-page SFR F to ACC. |
| Cycle: | 1 |
| Example: | IOSTR F <br> before executing instruction: <br>  |
|  | F=0x55, ACC=0xAA. <br> after executing instruction: <br> F=0x55, ACC=0x55. |
|  |  |


| LGOTO | Unconditional Branch |
| :--- | :--- |
| Syntax: | LGOTO adr |
| Operand: | $0 \leq$ adr $\leq 2047$ |
| Operation: | adr $\rightarrow$ PC[10:0]. |
| Status affected: | -- |
| Description: | LGOTO is an unconditional branch <br> instruction. The 11-bit immediate |
|  | address adr is loaded into |
| Cycle:0]. | 2 |


| LCALL | Call Subroutine | MOVAR | Move ACC to R |
| :---: | :---: | :---: | :---: |
| Syntax: | LCALL adr | Syntax: | MOVAR R |
| Operand: | $0 \leq$ adr $\leq 2047$ | Operand: | $0 \leq R \leq 127$ |
| Operation: | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \text { Top of Stack, } \\ & \text { adr } \rightarrow \mathrm{PC}[10: 0] \end{aligned}$ | Operation: <br> Status affected: | $\mathrm{ACC} \rightarrow \mathrm{R}$ |
| Status affected: | -- | Description: | Move content of ACC to R. |
| Description: | The return address $(P C+1)$ is pushed onto top of Stack. The 11-bit immediate address adr is loaded into PC[10:0]. | Cycle: <br> Example: | $1$ <br> MOVAR R before executing instruction: $\mathrm{R}=0 \times 55, \mathrm{ACC}=0 \times \mathrm{AA} .$ |
| Cycle: | 2 |  | after executing instruction: <br> $R=0 \times A A, A C C=0 \times A A$ |
| Example: | LCALL SUB <br> before executing instruction: <br> PC=A0. Stack level=1 <br> after executing instruction: <br> PC=address of SUB, Stack[1]= <br> $\mathrm{A} 0+1$, Stack pointer $=2$. |  | R=0xAA, ACC=0xAA. |


| MOVIA | Move Immediate to ACC |
| :--- | :--- |
| Syntax: | MOVIA i |
| Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | $\mathrm{i} \rightarrow$ ACC |
| Status affected: | -- |
| Description: | The content of ACC is loaded with <br> 8-bit immediate data i. |
| Cycle: | 1 <br> Example: |
|  | MOVIA i <br> before executing instruction: <br> i=0x55, ACC=0xAA. <br> after executing instruction: <br> ACC=0x55. |


| MOVR | Move R to ACC or $\mathbf{R}$ |
| :---: | :---: |
| Syntax: | MOVR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 127 \\ & d=0,1 \end{aligned}$ |
| Operation: | $\mathrm{R} \rightarrow$ dest |
| Status affected: | Z |
| Description: | The content of $R$ is move to destination. If $d$ is 0 , destination is ACC. If $d$ is 1 , destination is $R$ and it can be used to check whether $R$ is zero according to status flag $Z$ after execution. |
| Cycle: | 1 |
| Example: | MOVR R, d before executing instruction: $R=0 \times 0, A C C=0 \times A A, Z=0, d=0 .$ <br> after executing instruction: $\mathrm{R}=0 \times 0, \mathrm{ACC}=0 \times 00, \mathrm{Z}=1 \text {. }$ |


| NOP | No Operation |
| :---: | :---: |
| Syntax: | NOP |
| Operand: | -- |
| Operation: | No operation. |
| Status affected: | -- |
| Description: | No operation. |
| Cycle: | 1 |
| Example: | NOP <br> before executing instruction: $\mathrm{PC}=\mathrm{A} 0$ <br> after executing instruction: $P C=A 0+1$ |


| RETIE | Return from Interrupt and Enable Interrupt Globally |
| :---: | :---: |
| Syntax: | RETIE |
| Operand: | -- |
| Operation: | $\begin{aligned} & \text { Top of Stack } \rightarrow \text { PC } \\ & 1 \rightarrow \text { GIE } \end{aligned}$ |
| Status affected: | -- |
| Description: | The PC is loaded from top of Stack as return address and GIE is set to 1. |
| Cycle: | 2 |
| Example: | RETIE before executing instruction: GIE=0, Stack level=2. after executing instruction: GIE=1, PC=Stack[2], Stack pointer=1. |


| RETIA | Return with Data in ACC |
| :--- | :--- |
| Syntax: | RETIA i |
| Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | $\mathrm{i} \rightarrow$ ACC, |
|  | Top of Stack $\rightarrow$ PC |

Status affected: --
Description: ACC is loaded with 8-bit immediate data i and PC is loaded from top of Stack as return address.

Cycle: 2
Example:

RETIA i before executing instruction:

$$
\text { Stack pointer }=2 . \quad \mathrm{i}=0 \times 55
$$ ACC=0xAA.

after executing instruction:
PC=Stack[2], Stack pointer $=1$. ACC=0x55.


Status affected: C
Description: The content of $R$ is rotated one bit to the left through flag Carry. If $d$ is 0 , the result is placed in ACC. If $d$ is 1 , the result is stored back to $R$.

Cycle: $\quad 1$
Example: $\quad$ RLR R, d before executing instruction: $R=0 x A 5, d=1, C=0$.
after executing instruction:

$$
\mathrm{R}=0 \times 4 \mathrm{~A}, \mathrm{C}=1
$$

| RRR | Rotate Right R Through Carry |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Syntax: | RRR R, d |  |  |  |  |  |
| Operand: | $\begin{aligned} & 0 \leq R \leq 127 \\ & d=0,1 . \end{aligned}$ |  |  |  |  |  |
| Operation: | $\begin{aligned} & C \rightarrow \operatorname{dest}[7], \quad R[7: 1] \rightarrow \operatorname{dest}[6: 0], \\ & R[0] \rightarrow C \end{aligned}$ |  |  |  |  |  |
| $\stackrel{\nabla}{c}$ | R |  |  |  |  |  |
| $\checkmark$ b7 | b6 ${ }^{\text {b }}$ b5 | b4 | b3 | b2 | b1 | b0 |

## Status affected: C

Description: The content of $R$ is rotated one bit to the right through flag Carry. If $d$ is 0 , the result is placed in ACC. If d is 1 , the result is stored back to R .

Cycle: $\quad 1$
Example: $\quad$ RRR R,d before executing instruction: $R=0 x A 5, d=1, C=0$.
after executing instruction:
$\mathrm{R}=0 \times 52, \mathrm{C}=1$.

| SBCAR | Subtract ACC and Carry from $R$ |
| :--- | :--- | :--- | :--- | :--- |


| SFUNR | Move S-page SFR to ACC |
| :--- | :--- |
| Syntax: | SFUNR S |
| Operand: | $0 \leq S \leq 21$ |
| Operation: | S-page SFR $\rightarrow$ ACC |
| Status affected: | -- |
| Description: | Move S-page SFR S to ACC. |
| Cycle: | 1 |
| Example: | SFUNR S <br> before executing instruction: <br> S=0x55, ACC=0xAA. <br> after executing instruction: <br> $S=0 \times 55, ~ A C C=0 \times 55$. |
|  |  |


| SLEEP | Enter Halt Mode |
| :---: | :---: |
| Syntax: | SLEEP |
| Operand: | -- |
| Operation: | $00 \mathrm{~h} \rightarrow \mathrm{WDT},$ <br> OOh $\rightarrow$ WDT prescaler $\begin{aligned} & 1 \rightarrow / \mathrm{TO} \\ & 0 \rightarrow / \mathrm{PD} \end{aligned}$ |
| Status affected: | /TO, /PD |
| Description: | WDT and Prescaler0 are clear to 0 . /TO is set to 1 and /PD is clear to 0 . <br> IC enter Halt mode. |
| Cycle: | 1 |
| Example: | SLEEP <br> before executing instruction: $/ \mathrm{PD}=1, / \mathrm{TO}=0 .$ <br> after executing instruction: /PD=0, /TO=1. |


| SUBAR | Subtract ACC from $R$ |
| :--- | :--- |
| Syntax: | SUBAR $R, d$ |
| Operand: | $0 \leq R \leq 127$ <br> $d=0,1$. |
| Operation: | $R-A C C \rightarrow$ dest |
| Status affected: | Z, DC, $C$ |
| Description: | Subtract ACC from $R$ with 2 's <br> complement representation. If $d$ is <br> 0, the result is placed in ACC. If $d$ <br> is 1, the result is stored back to $R$. |
| Cycle: | 1 |


| SUBIA | Subtract ACC from Immediate |
| :--- | :--- |
| Syntax: | SUBIA i |
| Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | $\mathrm{i}-\mathrm{ACC} \rightarrow$ ACC |
| Status affected: | Z, DC, C |
| Description: | Subtract ACC from 8-bit immediate <br> data i with 2's complement <br> representation. The result is placed <br> in ACC. |
| Cycle: | 1 |
| Example: | SUBIA i |

(a) before executing instruction: $\mathrm{i}=0 \times 05, \mathrm{ACC}=0 \times 06$. after executing instruction: ACC=0xFF, C=0. (-1)
(b) before executing instruction: $i=0 \times 06, A C C=0 \times 05, d=1$, after executing instruction: $\mathrm{ACC}=0 \times 01, \mathrm{C}=1 .(+1)$

| SWAPR | Swap High/Low Nibble in R |
| :---: | :---: |
| Syntax: | SWAPR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 127 \\ & d=0,1 \end{aligned}$ |
| Operation: | $\begin{aligned} & \mathrm{R}[3: 0] \rightarrow \operatorname{dest}[7: 4] . \\ & \mathrm{R}[7: 4] \rightarrow \operatorname{dest}[3: 0] \end{aligned}$ |
| Status affected: | -- |
| Description: | The high nibble and low nibble of $R$ is exchanged. If $d$ is 0 , the result is placed in ACC. If $d$ is 1 , the result is stored back to $R$. |
| Cycle: | 1 |
| Example: | SWAPR R, d before executing instruction: $\mathrm{R}=0 \times \mathrm{A} 5, \mathrm{~d}=1 \text {. }$ <br> after executing instruction: $\mathrm{R}=0 \times 5 \mathrm{~A} .$ |


| TOMD | Load ACC to TOMD |
| :--- | :--- |
| Syntax: | TOMD |
| Operand: | -- |
| Operation: | ACC $\rightarrow$ TOMD |
| Status affected: | -- |
| Description: | The content of TOMD is loaded by <br> ACC. |
| Cycle: | 1 |
| Example: | TOMD <br> before executing instruction: <br> TOMD $=0 \times 55, ~ A C C=0 x A A$. |
|  | after executing instruction: <br> TOMD $=0 \times A A$. |
|  |  |


| TABLEA | Read ROM data | TOMDR | Move TOMD to ACC |
| :---: | :---: | :---: | :---: |
| Syntax: | TABLEA | Syntax: | TOMDR |
| Operand: | -- | Operand: | -- |
| Operation: | $\underset{\rightarrow \mathrm{ACC}}{\mathrm{ROM}}$ data\{ TBHP, ACC \} [7:0] | Operation: <br> Status affected: | $\mathrm{TOMD} \rightarrow \mathrm{ACC}$ |
|  | $\begin{aligned} & \text { ROM data\{TBHP, ACC }\} \text { [13:8] } \\ & \rightarrow \text { TBHD. } \end{aligned}$ | Description: <br> Cycle: | Move the content of TOMD to ACC. 1 |
| Status affected: | -- | Example: | TOMDR |
| Description: | The 8 least significant bits of ROM pointed by \{TBHP[2:0], ACC\} is placed to ACC. <br> The 6 most significant bits of ROM pointed by \{TBHP[2:0], ACC\} is placed to TBHD[5:0]. |  | before executing instruction TOMD $=0 \times 55, \mathrm{ACC}=0 \times A A$. after executing instruction ACC $=0 \times 55$. |
| Cycle: | 2 |  |  |
| Example: | TABLEA before executing instruction: $\mathrm{TBHP}=0 \times 02, \mathrm{CC}=0 \times 34 .$ $\text { TBHD }=0 \times 01 \text {. }$ <br> ROM data[0x234] $=0 \times 35 \mathrm{AA}$ after executing instruction: TBHD $=0 \times 35, \mathrm{ACC}=0 \times A A$. |  |  |


| XORAR | Exclusive-OR ACC with R |
| :---: | :---: |
| Syntax: | XORAR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 127 \\ & d=0,1 \end{aligned}$ |
| Operation: | ACC $\oplus \mathrm{R} \rightarrow$ dest |
| Status affected: | Z |
| Description: | Exclusive-OR ACC with $R$. If $d$ is 0 , the result is placed in ACC. If $d$ is 1 , the result is stored back to $R$. |
| Cycle: | 1 |
| Example: | XORAR R, d before executing instruction: $R=0 \times A 5, A C C=0 \times F 0, d=1 .$ <br> after executing instruction: $\mathrm{R}=0 \times 55 .$ |


| XORIA | Exclusive-OR Immediate with <br>  <br> ACC |
| :--- | :--- |
| Syntax: | XORIA i |
| Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | $\mathrm{ACC} \oplus \mathrm{i} \rightarrow \mathrm{ACC}$ |
| Status affected: | Z |
| Description: | Exclusive-OR ACC with 8-bit <br> immediate data i. The result is <br> stored in ACC. |
| Cycle: | 1 <br> Example: |
|  | XORIA i <br> before executing instruction: <br> $\mathrm{i}=0 \times A 5, \mathrm{ACC=0xF0}$. <br> after executing instruction: <br> ACC=0x55. |

## 5. Configuration Words



Table 37 Configuration Words

## 6. Electrical Characteristics

### 6.1 Absolute Maximum Rating

| Symbol | Parameter | Rated Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ | Supply voltage | $-0.5 \sim+6.0$ | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input voltage | $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| TоР | Operating Temperature | $-40 \sim+85$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{ST}}$ | Storage Temperature | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

### 6.2 DC Characteristics

(All refer $\mathrm{F}_{\text {Inst }}=$ Fhosc/4, Fhosc=16MHz@I_HRC, WDT enabled, ambient temperature $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.)

| Symbol | Parameter | VD | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | Operating voltage | -- | 3.3 | -- | 5.5 | V | FInst $=20 \mathrm{MHz}$ @ I_HRC/2 |
|  |  |  | 2.2 |  |  |  | Finst=20MHz @ I_HRC/4 |
|  |  |  | 3.0 |  |  |  | $\mathrm{F}_{\text {INST }}=16 \mathrm{MHz}$ @ I_HRC/2 |
|  |  |  | 2.0 |  |  |  | Finst=16MHz @ I_HRC/4 |
|  |  |  | 2.0 |  |  |  | Finst=8MHz @ I_HRC/2 |
|  |  |  | 1.8 |  |  |  | Finst=4MHz @ I_HRC/2 |
|  |  |  | 1.6 |  |  |  | FINST $=32 \mathrm{KHz}$ @ I_LRC/2 |
| VIH | Input high voltage | 5 V | 4.0 | -- | -- | V | RSTb (0.8 Vod) |
|  |  | 3 V | 2.4 | -- | -- |  |  |
|  |  | 5 V | 3.5 | -- | -- | V | All other I/O pins, EX_CKI1, INT1 CMOS option ( $0.7 \mathrm{~V}_{\mathrm{DD}}^{-}$) |
|  |  | 3 V | 2.1 | -- | -- |  |  |
|  |  | 5 V | 2.5 | -- | -- | V | All other I/O pins, EX_CKI1 TTL option ( 0.5 VDD ) |
|  |  | 3 V | 1.5 | -- | -- |  |  |
| VIL | Input low voltage | 5 V | -- | -- | 1.0 | V | RSTb (0.2 Vdo |
|  |  | 3 V | -- | -- | 0.6 |  |  |
|  |  | 5 V | -- | -- | 1.5 | V | All other I/O pins, EX_CKI1, INT1 0.3 VDD option |
|  |  | 3 V | -- | -- | 0.9 |  |  |
|  |  | 5 V | -- | -- | 1.0 | V | All other I/O pins, EX_CKI1 0.2 V do option |
|  |  | 3 V | -- | -- | 0.6 |  |  |
| Іон | Output high current | 5 V | -- | 18 | -- | mA | $\mathrm{V}_{\text {OH }}=4.0 \mathrm{~V}$ |
|  |  | 3 V | -- | 10 | -- |  | Vон $=2.0 \mathrm{~V}$ |
| lob | Output low current (Large current) | 5 V | -- | 43 | -- | mA | V oL= $=1.0 \mathrm{~V}$ |
|  |  | 3 V | -- | 28 | -- |  |  |
| lob | Output low current (Normal current) | 5 V | -- | 26 | -- | mA | V oL= $=1.0 \mathrm{~V}$ |
|  |  | 3 V | -- | 16 | -- |  |  |
| IR | IR sink current | 5 V | -- | 43 | -- | mA | V oL $=1.0 \mathrm{~V}$ |
|  |  | 3 V | -- | 28 | -- |  |  |
| lop | Operating current | Normal Mode |  |  |  |  |  |
|  |  | 5V | -- | 1.7 | -- | mA | Fhosc=20MHz @ I_HRC/2 |
|  |  | 3 V | -- | 0.7 | -- |  |  |



### 6.3 OSC Characteristics

(Measurement conditions $V_{D D}$ Voltage, $T_{A}$ Temperature are equal to programming conditions.)

| Parameter | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :--- |
| I_HRC deviation by socket |  |  | $\pm 1$ | $\%$ | Socket installed directly on writer. |
| I_HRC deviation by handler |  |  | $\pm 3$ | $\%$ | Handler condition with correct setup. |
| I_LRC deviation by handler |  |  | $\pm 5$ | $\%$ |  |

### 6.4 Comparator / LVD Characteristics

( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.)

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vive | Comparator input voltage range | 0 | -- | 5 | V | $\mathrm{F}_{\text {ноsc }}=1 \mathrm{MHz}$ |
| Teno | Comparator enable to output valid | -- | 20 | -- | us | F $\mathrm{Hosc}=1 \mathrm{MHz}$ |
| Ico | Operating current of comparator | -- | 135 | -- | uA | Fhosc $=1 \mathrm{MHz}$, P2V mode |
| ILvo | Operating current of LVD | -- | 150 | -- | uA | $\mathrm{F}_{\text {Hosc }}=1 \mathrm{MHz}, \mathrm{LVD}=4.3 \mathrm{~V}$ |
| Elvo | LVD voltage error | -- | -- | 3 | \% | F $\quad$ оsc $=1 \mathrm{MHz}$, LVD $=4.3 \mathrm{~V}$ |

### 6.5 ADC Characteristics

( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{Ss}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.)

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {Refr }}$ | VREFH input voltage | 2 V | -- | VDD | V | Ext. reference voltage |
| $\mathrm{V}_{\text {REF4 }}$ | Int. 4V reference voltage, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 3.96 | 4 | 4.04 | V |  |
| $V_{\text {REF3 }}$ | Int. 3V reference voltage, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 2.97 | 3 | 3.03 | V |  |
| $V_{\text {REF2 }}$ | Int. 2V reference voltage, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 1.98 | 2 | 2.02 | V |  |
| $V_{\text {REF }}$ | Int. $\mathrm{V}_{\mathrm{DD}}$ reference voltage, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | -- | VDD | -- | V |  |
|  | Internal reference supply voltage | $V_{\text {REF }}+0.5$ | -- | -- | V | Minimum supply voltage |
|  | ADC analog input voltage | 0 | -- | $\mathrm{V}_{\text {REFH }}$ | V |  |
| $\mathrm{IOP}(\mathrm{ADC})$ | ADC current consumption | -- | 0.5 | -- | mA |  |
| ADCLK | ADC Clock Frequency | 32K | -- | 1M | Hz |  |
| ADCYCLE | ADC Conversion Cycle Time | 16 | -- |  | 1/ADCLK | SHCLK=2 ADC clock |
| ADC ${ }_{\text {sample }}$ | ADC Sampling Rate | -- | -- | 125 | K/sec | $V_{D D}=5 \mathrm{~V}$ |
| DNL | Differential Nonlinearity | $\pm 1$ | -- | -- | LSB |  |
| INL | Integral Nonlinearity | $\pm 2$ | -- | -- | LSB | $\begin{aligned} & \text { VDD }=5.0 \mathrm{~V}, \text { AVREFH=5V, } \\ & \text { FADSMP=62.5K } \end{aligned}$ |
| NMC | No Missing Code | 10 | 11 | 12 | Bits |  |

### 6.6 Characteristic Graph

6.6.1 Frequency vs. VDD of I_HRC and I_LRC


### 6.6.2 Frequency vs. Temperature of I_HRC and I_LRC



### 6.6.5 Low Dropout Regulator vs. $V_{D D}$



### 6.6.6 Low Dropout Regulator vs. Temperature



### 6.6.7 Pull High Resistor vs. VDD



### 6.6.8 Pull High Resistor vs. Temperature



### 6.6.9 VIH/VIL vs. VDD





### 6.6.10 VIH/VIL vs. Temperature





### 6.7 Recommended Operating Voltage

Recommended Operating Voltage (Temperature range: $-40^{\circ} \mathrm{C} \sim+85^{\circ} \mathrm{C}$ )

| Frequency | Min. Voltage | Max. Voltage | LVR: default $\left(\mathbf{2 5}^{\circ} \mathbf{C}\right)$ | LVR: Recommended <br> $\left(-40^{\circ} \mathbf{C} \sim+85^{\circ} \mathrm{C}\right)$ |
| :---: | :---: | :---: | :---: | :---: |
| $20 \mathrm{M} / 2 \mathrm{~T}$ | 3.3 V | 5.5 V | 3.6 V | 3.6 V |
| $16 \mathrm{M} / 2 \mathrm{~T}$ | 3.0 V | 5.5 V | 3.3 V | 3.6 V |
| $20 \mathrm{M} / 4 \mathrm{~T}$ | 2.2 V | 5.5 V | 2.4 V | 2.7 V |
| $16 \mathrm{M} / 4 \mathrm{~T}$ | 2.0 V | 5.5 V | 2.2 V | 2.4 V |
| $8 \mathrm{M}(2 \mathrm{~T}$ or 4 T$)$ | 2.0 V | 5.5 V | 2.2 V | 2.4 V |
| $\leqq 6 \mathrm{M}(2 \mathrm{~T}$ or 4 T$)$ | 1.8 V | 5.5 V | 2.0 V | 2.2 V |

### 6.8 LVR vs. Temperature



### 6.9 LVD vs. Temperature



### 6.10 LDO vs. Temperature

LDO vs. Temperature


## 7. Die Pad Diagram



## 8. Package Dimension

### 8.1 8-Pin Plastic SOP (150 mil)



Note: For 8-pin SOP, 100 units per tube.

|  | INCHES |  |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |
| A | 0.183 | - | 0.202 | 4.65 | - | 5.13 |
| B | 0.144 | - | 0.163 | 3.66 | - | 4.14 |
| C | 0.068 | - | 0.074 | 1.35 | - | 1.88 |
| D | 0.010 | - | 0.020 | 0.25 | - | 0.51 |
| F | 0.015 | - | 0.035 | 0.38 | - | 0.89 |
| G | 0.050 BSC |  | 1.27 BSC |  |  |  |
| J | 0.007 | - | 0.010 | 0.19 | - | 0.25 |
| K | 0.005 | - | 0.010 | 0.13 | - | 0.25 |
| L | 0.189 | - | 0.205 | 4.80 | - | 5.21 |
| M | - | - | $8 \circ$ | - | - | $8^{\circ}$ |
| P | 0.228 | - | 0.244 | 5.79 | - | 6.20 |

9. Ordering Information

| P/N | Package Type | Pin Count | Package Width | Shipping |
| :---: | :---: | :---: | :---: | :---: |
| NY8B060DS8 | SOP | 8 | 150 mil | Tape \& Reel: 2.5 K pcs per Reel <br> Tube: 100 pcs per Tube |


[^0]:    NYQUEST TECHNOLOGY CO．reserves the right to change this document without prior notice．Information provided by NYQUEST is believed to be accurate and reliable． However，NYQUEST makes no warranty for any errors which may appear in this document．Contact NYQUEST to obtain the latest version of device specifications before placing your orders．No responsibility is assumed by NYQUEST for any infringement of patent or other rights of third parties which may result from its use．In addition， NYQUEST products are not authorized for use as critical components in life support devices／systems or aviation devices／systems，where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user，without the express written approval of NYQUEST．

[^1]:    ＊註：需要增加 ADC 零點校準初始化程式（可參考 NYIDE 範例程式）

