Nyquest

Application Notice for NX1 EF Series IC Using SPI Flash Circuit

- **Description:** When the NX1 EF series IC used SPI Flash, the power of SPI communication port has to be modified to work with the external Flash circuit.
- Reason: For NX1 EF series IC, SPI0_VDD or VDD provides the power to the communication port of SPI0 and SPI1 according to the settings of NYIDE / Q-Code. The external circuit must be modified by this application notice to avoid potential mismatch and cause hardware abnormalities. The SPI0 setting (NYIDE / Q-Code) please refer to the Table 1. The SPI 1setting (NYIDE) please refer to Table 2.

Table 3. SPI0 Setting with NYIDE / Q-Code

	Descriptions	Remarks
NYIDE	(project file path)\src\nx1_config.h	The available options for
	674 #define _SPI_MODULE ENABLE 675 #if _EF_SERIES 676 #define _SPI_ACCESS_MODE SPI_1_4_4_MODE 677 #else	_SPI_ACCESS_MODE: SPI_1_1_1_MODE SPI_1_2_2_MODE SPI_1_4_4_MODE SPI_1_1_2_MODE
		SPI_1_1_1_MODE_3WIRE
		NYIDE will modify the power of SPI0
		communication port automatically
		according to _SPI_MODULE and
		_SPI_ACCESS_MODE.
Q-Code	$Option \ \rightarrow \ SPI \ Flash \ \rightarrow \ Data \ Access \ Mode$	Q-Code 依 will modify the voltage
	SPI Flash Data Access Mode ○ Disable ○ Jisable ○ Jisable ○ Jisable ○ Jisable ○ Jula (1-1-1) ○ Dual (1-1-2) ◎ Quad (1-4-4)	source of SPI0 communication port according to the setting of Data Access Mode.

Table 4. SPI1 Setting with NYIDE

	Descriptions	Remarks
NYIDE	(project file path)\src\nx1_config.h	The available options for
	587 #define _SPI1_MODULE DISABLE 688 #define _SPI1_USE_FLASH DISABLE 689 #define _SPI1_ACCESS_MODE SPI_1_1_1_MODE_3WIRE	_SPI1_ACCESS_MODE: SPI_1_1_1_MODE SPI_1_2_2_MODE SPI_1_1_2_MODE

Nyquest

AP-Note 37

SPI_1_1_MODE_3WIRE	
NYIDE will modify the power of	of
SPI1 communication po	rt
automatically according t	0
_SPI1_MODULE an	d
_SPI1_ACCESS_MODE.	

In the application development stage, the SPI communication protocol of *NYIDE/Q-Code* must be followed to find out the appropriate SPI application circuit.

For NYIDE with SPI0, please refer to Table 5.

For NYIDE with SPI1, please refer to Table 6.

For Q-Code with SPI0, please refer to Table 7.

SPI0 Communication Protocol		SPI0 application circuit
_SPI_MODULE	_SPI_ACCESS_MODE	
DISABLE		SPI0 disable
ENABLE	SPI_1_1_1_MODE_3WIRE	SPI0 three-wire communication
	SPI_1_1_1MODE	SPI0 four-wire communication
	SPI_1_1_2_MODE	
	SPI_1_2_2_MODE	
	SPI_1_4_4_MODE	SPI0 six-wire communication

Table 5. NYIDE with SPI0 communication protocol and application circuit.

Table 6. NYIDE with SPI1 communication protocol and application circuit.

SPI1 Communication Protocol		SPI1 application circuit
_SPI1_MODULE	_SPI1_ACCESS_MODE	
DISABLE		SPI1 disable
ENABLE	SPI_1_1_1_MODE_3WIRE	SPI1 three-wire communication
	SPI_1_1_1_MODE	SPI1 four-wire communication
	SPI_1_1_2_MODE	
	SPI_1_2_2_MODE	

Table 7. Q-Code with SPI0 communication protocol and application circuit.

SPI0 Communication Protocol	SPI0 application circuit
Data Access Mode	
Disable	SPI0 disable
3-Wire(1-1-1)	SPI0 three-wire communication
Single(1-1-1)	SPI0 four-wire communication

(W) Nyquest

Dual(1-1-2)	
Quad(1-4-4)	SPI0 six-wire communication

Solution: For SPI0 and SPI1 application circuit and their description, please refer Table 8 with SPI0 and Table 9 with SPI1 to modify the circuit.

Table 8. SPI0 application circuit.





SPI0 four-wire	NX1 EF
communication	Power Pin SPI0_VDD
	SPI0_VDD PB0/IO1
	SPIO_VDD PB1/CS
	SPI0 VDD PB2/CLK
	SPI0_VDD PB3/100
	VDD PB4 WP SCK 5 LOO
	VDD PB5
	GND
	VDD provides power to PB4 and PB5 that can be converted as GPIO usage.
SPI0 six-wire	NXI EF
communication	Power Pin SPIO VDD
	SPI0 VDD PB0/IO1
	STIS_VDD TERCS
	SPI0_VDD PB2/CLK
	SPI0_VDD PB3/IO0 MISO HOLD / 103
	SPI0_VDD PB4/IO2 IO2 3 WP SCK 6 SCK
	SPI0 VDD PB5/IO3 4 GND MOSI 5 IO0
	GND
	SPI0_VDD
	NX12FS51A/NX13FS51A
	Power Phi
	SPI0_VDD PB0/IO1
	SPI0_VDD PB1/CS SPI Flash
	SPI0_VDD PB2/CLK CS 1 CS VCC 8
	SPI0_VDD PB3/IO0 IO1 2 MISO HOLD 7 IO3
	SPI0_VDD PB4/IO2 IO2 3 WP SCK 6 SCK
	SPI0_VDD PB5/IO3 4 GND 5 IO0
	GND
	► NX12FS51A and NX13FS51A to program normally, PB4 and PB5 must connect
	a pull-up resistor. For details, please refer to AP-27.



Table 9. SPI1 application circuit

SPI1 disable	NX1 EF Power Pin VDD PA12 VDD PA13 VDD PA14
	*//DD provides power to PA12 ~ PA15 that can be converted as GPIO usage
SPI1 three-wire communication	NX1 EF Power Pin SPI0_VDD PA12/CS SPI0_VDD PA13/CLK SPI0_VDD PA13/CLK SPI0_VDD PA14/IO0 SPI0_VDD PA14/IO0 SPI0_VDD PA15 CS 1 CS VCC 8 SIO 2 MISO HOLD 7 SIO 2 MISO HOLD 7 SIO 2 MISO HOLD 5 SIO 2 MISO HOLD 7 SIO 7
	%PA15 is powered by SPI0_VDD. Please check the voltage level when using it. It is
	recommended to keep it as a reserved pin.
	1. If PA15 is set as input, the internal pull-up resistor will be invalid, and cause PA15 cannot wake up the sleep IC
	2. If PA15 is set as Output, please check the level, and the output will pause when
	IC is sleeping.
SPI1 four-wire communication	NX1 EF Power Pin SPI0_VDD PA12/CS SPI0_VDD PA13/CLK SPI0_VDD PA14/IO0 SPI0_VDD PA14/IO0 SPI0_VDD PA15/IO1 GND MOSI 5 IO0 GND MOSI 5 IO0