

Application Notice for NX1 EF Series IC Using SPI Flash Circuit

Description: When the NX1 EF series IC used SPI Flash, the power of SPI communication port has to be modified to work with the external Flash circuit.

Reason: For NX1 EF series IC, SPI0_VDD or VDD provides the power to the communication port of SPI0 and SPI1 according to the settings of *NYIDE / Q-Code*. The external circuit must be modified by this application notice to avoid potential mismatch and cause hardware abnormalities. The SPI0 setting (*NYIDE / Q-Code*) please refer to the Table 1. The SPI 1 setting (*NYIDE*) please refer to Table 2.

Table 3. SPI0 Setting with *NYIDE / Q-Code*


	Descriptions	Remarks
<i>NYIDE</i>	(project file path)...\src\nx1_config.h <pre style="font-family: monospace; border: 1px solid black; padding: 5px;"> 674: #define _SPI_MODULE ENABLE 675: #if _EF_SERIES 676: #define _SPI_ACCESS_MODE SPI_1_4_4_MODE 677: #else </pre>	The available options for <u>SPI_ACCESS_MODE</u> : SPI_1_1_1_MODE SPI_1_2_2_MODE SPI_1_4_4_MODE SPI_1_1_2_MODE SPI_1_1_1_MODE_3WIRE <i>NYIDE</i> will modify the power of SPI0 communication port automatically according to <u>SPI_MODULE</u> and <u>SPI_ACCESS_MODE</u> .
<i>Q-Code</i>	Option → SPI Flash → Data Access Mode 	<i>Q-Code</i> 依 will modify the voltage source of SPI0 communication port according to the setting of Data Access Mode .

Table 4. SPI1 Setting with *NYIDE*

	Descriptions	Remarks
<i>NYIDE</i>	(project file path)...\src\nx1_config.h <pre style="font-family: monospace; border: 1px solid black; padding: 5px;"> 687: #define _SPI1_MODULE DISABLE 688: #define _SPI1_USE_FLASH DISABLE 689: #define _SPI1_ACCESS_MODE SPI_1_1_1_MODE_3WIRE </pre>	The available options for <u>SPI1_ACCESS_MODE</u> : SPI_1_1_1_MODE SPI_1_2_2_MODE SPI_1_1_2_MODE

		SPI_1_1_1_MODE_3WIRE <i>NYIDE</i> will modify the power of SPI1 communication port automatically according to _SPI1_MODULE and _SPI1_ACCESS_MODE .
--	--	---

In the application development stage, the SPI communication protocol of *NYIDE*/Q-Code must be followed to find out the appropriate SPI application circuit.

For *NYIDE* with SPI0, please refer to Table 5.

For *NYIDE* with SPI1, please refer to Table 6.

For Q-Code with SPI0, please refer to Table 7.

Table 5. *NYIDE* with SPI0 communication protocol and application circuit.

SPI0 Communication Protocol		SPI0 application circuit
_SPI_MODULE	_SPI_ACCESS_MODE	
DISABLE		SPI0 disable
ENABLE	SPI_1_1_1_MODE_3WIRE	SPI0 three-wire communication
	SPI_1_1_1_MODE	SPI0 four-wire communication
	SPI_1_1_2_MODE	
	SPI_1_2_2_MODE	
	SPI_1_4_4_MODE	SPI0 six-wire communication

Table 6. *NYIDE* with SPI1 communication protocol and application circuit.

SPI1 Communication Protocol		SPI1 application circuit
_SPI1_MODULE	_SPI1_ACCESS_MODE	
DISABLE		SPI1 disable
ENABLE	SPI_1_1_1_MODE_3WIRE	SPI1 three-wire communication
	SPI_1_1_1_MODE	SPI1 four-wire communication
	SPI_1_1_2_MODE	
	SPI_1_2_2_MODE	

Table 7. Q-Code with SPI0 communication protocol and application circuit.

SPI0 Communication Protocol	SPI0 application circuit
Data Access Mode	
Disable	SPI0 disable
3-Wire(1-1-1)	SPI0 three-wire communication
Single(1-1-1)	SPI0 four-wire communication

Dual(1-1-2)	
Quad(1-4-4)	SPI0 six-wire communication



Solution: For SPI0 and SPI1 application circuit and their description, please refer Table 8 with SPI0 and Table 9 with SPI1 to modify the circuit.

Table 8. SPI0 application circuit.

<p>SPI0 disable</p>	<p>NX1 EF</p> <table border="1"> <thead> <tr> <th>Power</th> <th>Pin</th> </tr> </thead> <tbody> <tr><td>VDD</td><td>PB0</td></tr> <tr><td>VDD</td><td>PB1</td></tr> <tr><td>VDD</td><td>PB2</td></tr> <tr><td>VDD</td><td>PB3</td></tr> <tr><td>VDD</td><td>PB4</td></tr> <tr><td>VDD</td><td>PB5</td></tr> </tbody> </table> <p>※VDD provides power to PB0 ~ PB5 that can be converted as GPIO usage.</p>	Power	Pin	VDD	PB0	VDD	PB1	VDD	PB2	VDD	PB3	VDD	PB4	VDD	PB5
Power	Pin														
VDD	PB0														
VDD	PB1														
VDD	PB2														
VDD	PB3														
VDD	PB4														
VDD	PB5														
<p>SPI0 three-wire communication</p>	<p>NX1 EF</p> <table border="1"> <thead> <tr> <th>Power</th> <th>Pin</th> </tr> </thead> <tbody> <tr><td>SPI0_VDD</td><td>PB0</td></tr> <tr><td>SPI0_VDD</td><td>PB1/\overline{CS}</td></tr> <tr><td>SPI0_VDD</td><td>PB2/CLK</td></tr> <tr><td>SPI0_VDD</td><td>PB3/IO0</td></tr> <tr><td>VDD</td><td>PB4</td></tr> <tr><td>VDD</td><td>PB5</td></tr> </tbody> </table> <p>※PB0 is powered by SPI0_VDD. Please check the voltage level when using it. It is recommended to keep it as a reserved pin.</p> <ol style="list-style-type: none"> 1. If PB0 is set as Input, the internal pull-up resistor will be invalid, and cause PB0 cannot wake up the sleep IC. 2. If PB0 is set as Output, please check the level, and the output will pause when IC is sleeping. <p>※VDD provides power to PB4 and PB5 that can be converted as GPIO usage.</p>	Power	Pin	SPI0_VDD	PB0	SPI0_VDD	PB1/ \overline{CS}	SPI0_VDD	PB2/CLK	SPI0_VDD	PB3/IO0	VDD	PB4	VDD	PB5
Power	Pin														
SPI0_VDD	PB0														
SPI0_VDD	PB1/ \overline{CS}														
SPI0_VDD	PB2/CLK														
SPI0_VDD	PB3/IO0														
VDD	PB4														
VDD	PB5														

SPI0 four-wire communication	<div style="display: flex; align-items: flex-start;"> <table border="1" style="margin-right: 10px; border-collapse: collapse; text-align: center;"> <thead> <tr> <th style="width: 100px;">Power</th> <th>Pin</th> </tr> </thead> <tbody> <tr><td>SPI0_VDD</td><td>PB0/IO1</td></tr> <tr><td>SPI0_VDD</td><td>PB1/\overline{CS}</td></tr> <tr><td>SPI0_VDD</td><td>PB2/CLK</td></tr> <tr><td>SPI0_VDD</td><td>PB3/IO0</td></tr> <tr><td>VDD</td><td>PB4</td></tr> <tr><td>VDD</td><td>PB5</td></tr> </tbody> </table> </div> <p style="margin-top: 10px;">※VDD provides power to PB4 and PB5 that can be converted as GPIO usage.</p>	Power	Pin	SPI0_VDD	PB0/IO1	SPI0_VDD	PB1/ \overline{CS}	SPI0_VDD	PB2/CLK	SPI0_VDD	PB3/IO0	VDD	PB4	VDD	PB5														
Power	Pin																												
SPI0_VDD	PB0/IO1																												
SPI0_VDD	PB1/ \overline{CS}																												
SPI0_VDD	PB2/CLK																												
SPI0_VDD	PB3/IO0																												
VDD	PB4																												
VDD	PB5																												
SPI0 six-wire communication	<div style="display: flex; align-items: flex-start;"> <table border="1" style="margin-right: 10px; border-collapse: collapse; text-align: center;"> <thead> <tr> <th style="width: 100px;">Power</th> <th>Pin</th> </tr> </thead> <tbody> <tr><td>SPI0_VDD</td><td>PB0/IO1</td></tr> <tr><td>SPI0_VDD</td><td>PB1/\overline{CS}</td></tr> <tr><td>SPI0_VDD</td><td>PB2/CLK</td></tr> <tr><td>SPI0_VDD</td><td>PB3/IO0</td></tr> <tr><td>SPI0_VDD</td><td>PB4/IO2</td></tr> <tr><td>SPI0_VDD</td><td>PB5/IO3</td></tr> </tbody> </table> </div> <div style="margin-top: 20px;"> <table border="1" style="margin-bottom: 10px; border-collapse: collapse; text-align: center;"> <thead> <tr> <th style="width: 100px;">Power</th> <th>Pin</th> </tr> </thead> <tbody> <tr><td>SPI0_VDD</td><td>PB0/IO1</td></tr> <tr><td>SPI0_VDD</td><td>PB1/\overline{CS}</td></tr> <tr><td>SPI0_VDD</td><td>PB2/CLK</td></tr> <tr><td>SPI0_VDD</td><td>PB3/IO0</td></tr> <tr><td>SPI0_VDD</td><td>PB4/IO2</td></tr> <tr><td>SPI0_VDD</td><td>PB5/IO3</td></tr> </tbody> </table> </div> <p style="margin-top: 10px;">※For NX12FS51A and NX13FS51A to program normally, PB4 and PB5 must connect a pull-up resistor. For details, please refer to AP-27.</p>	Power	Pin	SPI0_VDD	PB0/IO1	SPI0_VDD	PB1/ \overline{CS}	SPI0_VDD	PB2/CLK	SPI0_VDD	PB3/IO0	SPI0_VDD	PB4/IO2	SPI0_VDD	PB5/IO3	Power	Pin	SPI0_VDD	PB0/IO1	SPI0_VDD	PB1/ \overline{CS}	SPI0_VDD	PB2/CLK	SPI0_VDD	PB3/IO0	SPI0_VDD	PB4/IO2	SPI0_VDD	PB5/IO3
Power	Pin																												
SPI0_VDD	PB0/IO1																												
SPI0_VDD	PB1/ \overline{CS}																												
SPI0_VDD	PB2/CLK																												
SPI0_VDD	PB3/IO0																												
SPI0_VDD	PB4/IO2																												
SPI0_VDD	PB5/IO3																												
Power	Pin																												
SPI0_VDD	PB0/IO1																												
SPI0_VDD	PB1/ \overline{CS}																												
SPI0_VDD	PB2/CLK																												
SPI0_VDD	PB3/IO0																												
SPI0_VDD	PB4/IO2																												
SPI0_VDD	PB5/IO3																												

Table 9. SPI1 application circuit

<p>SPI1 disable</p>	<p>NX1 EF</p> <table border="1" data-bbox="464 309 719 562"> <thead> <tr> <th>Power</th> <th>Pin</th> </tr> </thead> <tbody> <tr> <td>VDD</td> <td>PA12</td> </tr> <tr> <td colspan="2">.....</td> </tr> <tr> <td>VDD</td> <td>PA13</td> </tr> <tr> <td colspan="2">.....</td> </tr> <tr> <td>VDD</td> <td>PA14</td> </tr> <tr> <td colspan="2">.....</td> </tr> <tr> <td>VDD</td> <td>PA15</td> </tr> </tbody> </table> <p>※VDD provides power to PA12 ~ PA15 that can be converted as GPIO usage.</p>	Power	Pin	VDD	PA12		VDD	PA13		VDD	PA14		VDD	PA15
Power	Pin																
VDD	PA12																
.....																	
VDD	PA13																
.....																	
VDD	PA14																
.....																	
VDD	PA15																
<p>SPI1 three-wire communication</p>	<p>NX1 EF</p> <table border="1" data-bbox="464 651 719 904"> <thead> <tr> <th>Power</th> <th>Pin</th> </tr> </thead> <tbody> <tr> <td>SPIO_VDD</td> <td>PA12/\overline{CS}</td> </tr> <tr> <td>SPIO_VDD</td> <td>PA13/CLK</td> </tr> <tr> <td>SPIO_VDD</td> <td>PA14/IO0</td> </tr> <tr> <td>SPIO_VDD</td> <td>PA15</td> </tr> </tbody> </table>  <p>※PA15 is powered by SPIO_VDD. Please check the voltage level when using it. It is recommended to keep it as a reserved pin.</p> <ol style="list-style-type: none"> 1. If PA15 is set as Input, the internal pull-up resistor will be invalid, and cause PA15 cannot wake up the sleep IC 2. If PA15 is set as Output, please check the level, and the output will pause when IC is sleeping. 	Power	Pin	SPIO_VDD	PA12/ \overline{CS}	SPIO_VDD	PA13/CLK	SPIO_VDD	PA14/IO0	SPIO_VDD	PA15						
Power	Pin																
SPIO_VDD	PA12/ \overline{CS}																
SPIO_VDD	PA13/CLK																
SPIO_VDD	PA14/IO0																
SPIO_VDD	PA15																
<p>SPI1 four-wire communication</p>	<p>NX1 EF</p> <table border="1" data-bbox="464 1451 719 1704"> <thead> <tr> <th>Power</th> <th>Pin</th> </tr> </thead> <tbody> <tr> <td>SPIO_VDD</td> <td>PA12/\overline{CS}</td> </tr> <tr> <td>SPIO_VDD</td> <td>PA13/CLK</td> </tr> <tr> <td>SPIO_VDD</td> <td>PA14/IO0</td> </tr> <tr> <td>SPIO_VDD</td> <td>PA15/IO1</td> </tr> </tbody> </table> 	Power	Pin	SPIO_VDD	PA12/ \overline{CS}	SPIO_VDD	PA13/CLK	SPIO_VDD	PA14/IO0	SPIO_VDD	PA15/IO1						
Power	Pin																
SPIO_VDD	PA12/ \overline{CS}																
SPIO_VDD	PA13/CLK																
SPIO_VDD	PA14/IO0																
SPIO_VDD	PA15/IO1																